dss Data Stream Stop								
dss STRM dssall STRM			RM RM	(A=0) (A=1)		Form X		
31		А	0_0	STRM	0_000	0000_0	822	0
0	5	6	78	9 10	11 12 13 14 15	16 17 18 19 20	21	30 31

DataStreamPrefetchControl \leftarrow "stop" || STRM

Note that A does not represent \mathbf{r} A in this instruction.

If A=0 and a data stream associated with the stream ID specified by **STRM** exists, this instruction terminates prefetching of that data stream. It has no effect if the specified stream does not exist.

If A=1, this instruction terminates prefetching of all existing data streams (the STRM field is ignored.)

In addition, executing a **dss** instruction ensures that all accesses associated with data stream prefetching caused by preceding dst and dstst instructions that specified the same stream ID as that specified by the **dss** instruction (A=0), or by all preceding **dst** and **dstst** instructions (A=1), will be in group G1 with respect to the memory barrier created by a subsequent **sync** instruction, refer to Section 5.1, "PowerPC Shared Memory," for more information.

See Section 5.2.1, "Software-Directed Prefetch" for more information on using the **dss** instruction.

Other registers altered:

• None

Simplified mnemonics:

dss	STRM	equivalent to dss	STRM, 0
dssall		equivalent to dss	0, 1

For more information on the **dss** instruction, refer to Chapter 5, "Cache, Exceptions, and Memory Management."

ds Data	dst Data Stream Touch												
dst rA,rB,STRM dstt rA,rB,STRM							(T=0) (T=1)				Form X		
	31		Т	0_0	STRM		А	E	3	342	0		
0		5	6	78	9 10	11	1	5 16	20	21	30 31		
	addr _{0:63}	÷	- ((r A)									

DataStreamPrefetchControl \leftarrow "start" || STRM || T || (**r**B) || addr

This instruction initiates a software directed cache prefetch. The instruction is a hint to hardware that performance will probably be improved if the cache blocks containing the specified data stream are fetched into the data cache because the program will probably soon load from the stream.

The instruction associates the data stream specified by the contents of **r**A and **r**B with the stream ID specified by **STRM**. The instruction defines a data stream **STRM** as starting at an effective address (**r**A) and having count units of size quad words separated by stride bytes (as specified in **r**B). The **T** bit of the instruction indicates whether the data stream is likely to be loaded from fairly frequently in the near future (**T** = 0) or to be transient and referenced very few times (**T** = 1).



The **dst** instruction does the following:

- Defines the characteristics of a data stream **STRM** by the contents of **r**A and **r**B
- Associates the stream with a specified stream ID, STRM (Range for STRM is 0-3)
- Indicates that the data in the specified stream **STRM** starting at the address in **r**A may soon be loaded
- Indicates whether memory locations within the stream are likely to be needed over a longer period of time (**T**=0) or be treated as transient data (**T**=1)
- Terminates prefetching from any stream that was previously associated with the specified stream ID, **STRM**.

The specified data stream is encoded for 32-bit follows:

- Effective address: $\mathbf{r}A$, where $\mathbf{r}A \neq 0$
- Block size: $\mathbf{r}B[3-7]$ if $\mathbf{r}B[3-7] \neq 0$; otherwise 32
- Block count: $\mathbf{r}B[8-15]$ if $\mathbf{r}B[8-15] \neq 0$; otherwise 256
- Block stride: rB[16-31] if $rB[16-31] \neq 0$; otherwise 32768

	//	Block Size		Block Count		Block Stride			
0	2	3	7	8	15	16 31			

Other registers altered:

• None

Simplified mnemonics:

dst	rA,rB,STRM	equivalent to	dst	rA,rB,STRM,0
dstt	rA,rB,STRM	equivalent to	dst	rA,rB,STRM,1

For more information on the **dst** instruction, refer to Chapter 5, "Cache, Exceptions, and Memory Management."

dstst Data Stream	dstst Data Stream Touch for Store										
dstst dststt		rA, rA,	rB,STF rB,STF	RM RM		(T=0) (T=1)			Form X	X	
31	Т	0_0	STRM	A	A	В		374	0	,	
0	56	78	9 10	11	15	16	20 2	21	30 31	1	

 $addr_{0:63} \leftarrow (rA)$ DataStreamPrefetchControl \leftarrow "start" || T || static || (rB) || addr

This instruction initiates a software directed cache prefetch. The instruction is a hint to hardware that performance will probably be improved if the cache blocks containing the specified data stream are fetched into the data cache because the program will probably soon write to (store into) the stream.

The instruction associates the data stream specified by the contents of **r**A and **r**B with the stream ID specified by **STRM**. The instruction defines a data stream **STRM** as starting at an effective address (**r**A) and having count units of size quad words separated by stride bytes (as specified in **r**B). The **T** bit of the instruction indicates whether the data stream is likely to be stored into fairly frequently in the near future (**T** = 0) or to be transient and referenced very few times (**T** = 1).



The **dstst** instruction does the following:

- Defines the characteristics of a data stream **STRM** by the contents of **r**A and **r**B
- Associates the stream with a specified stream ID, **STRM** (Range for STRM is 0-3)
- Indicates that the data in the specified stream **STRM** starting at the address in **r**A may soon be stored in to memory
- Indicates whether memory locations within the stream are likely to be stored into fairly frequently in the near future (**T**=0) or be treated as transient data (**T**=1)
- Terminates prefetching from any stream that was previously associated with the specified stream ID, **STRM**.

The specified data stream is encoded for 32-bit follows:

- Effective address: $\mathbf{r}A$, where $\mathbf{r}A \neq 0$
- Block size: $\mathbf{rB}[3-7]$ if $\mathbf{rB}[3-7] \neq 0$; otherwise 32
- Block count: $\mathbf{r}B[8-15]$ if $\mathbf{r}B[8-15] \neq 0$; otherwise 256
- Block stride: rB[16-31] if $rB[16-31] \neq 0$; otherwise 32768

	///		Block Size		Block Count			Block Stride					
0	2	2	3 7	8		1	1	31					
						5	6						

Figure 6-1. Format of rB in dst instruction (32-bit)

Other registers altered:

• None

Simplified mnemonics:

dstst	rA,rB,STRM	equivalent to	dstst	rA,rB,STRM,0
dststt	rA,rB,STRM	equivalent to	dstst	rA,rB,STRM,1

For more information on the **dstst** instruction, refer to Chapter 5, "Cache, Exceptions, and Memory Management."

Ivebx Load Vector Ele	ement Byte Inde	exed			ebx
lvebx	vD,rA	, r B]	Form X
31	vD	A	В	7	0
• For 32-bi if $rA=0$ t else $EA \leftarrow b +$ $eb \leftarrow EA_2$ $vD \leftarrow und$ if the pr then vD_e else vD_1 — EA = quadv	t: then $b \leftarrow 0$ $b \leftarrow (\mathbf{r}A)$ ($\mathbf{r}B$) 8:31 efined cocessor is in $ab*8:(eb*8)+7 \leftarrow \mathbf{R}$ 20-(eb*8):127-(e) ($\mathbf{r}A 0$)+($\mathbf{r}B$); n word).	h big-endian MEM(EA,1) $b \times 8$) \leftarrow MEM(EA) h = EA[28-31]	mode (1) (the offset of	the byte in its aligned	30 31

For big-endian mode, the byte addressed by EA is loaded into byte m of vD. In little-endian mode, it is loaded into byte (15–m) of vD. Remaining bytes in vD are undefined.

Other registers altered:



Note: In vector registers, x means boundedly undefined after a load and don't care after a store. In memory, x means don't care after a load, and leave at current value after a store.

Figure 6-2. Effects of Example Load/Store Instructions

lvehx lvehx Load Vector Element Half Word Indexed lvehx vD,rA,rB Form X 0 31 vD А В 39 0 5 6 10 11 15 16 20 21 30 31 For 32-bit: • if $\mathbf{r}A=0$ then $b \leftarrow 0$ else $b \leftarrow (\mathbf{r}A)$ $EA \leftarrow (b + (rB)) \& (~1)$ $eb \leftarrow EA_{28:31}$ \mathbf{v} D \leftarrow undefined if the processor is in big-endian mode then $\mathbf{v}_{D(eb*8):(eb*8)+15} \leftarrow MEM(EA,2)$ else $\mathbf{v}_{\text{D}_{112-(eb^{*}8):127-(eb^{*}8)}} \leftarrow \text{MEM(EA,2)}$ — Let the EA be the result of ANDing the sum $(\mathbf{r}A|0)+(\mathbf{r}B)$ with ~1. Let m = EA[28-30]; m is the half-word offset of the half-word in its aligned quadword in memory.

If the processor is in big-endian mode, the half-word addressed by EA is loaded into half-word m of vD. If the processor is in little-endian mode, the half-word addressed by EA is loaded into half-word (7-m) of vD. The remaining half-word s in vD are set to undefined values. Figure 6-2 shows this instruction.

Other registers altered:

lvewx

lvewx

Load Vector Element Word Indexed

lvewy	ĸ	vD,rA	r B		For	n X
	31	vD	A	В	71	0
0	5	6 10	11 15	16 20	21 30	31
•	For 32-bit	t:				
	if $\mathbf{r}A=0$ t else $EA \leftarrow (b - eb \leftarrow EA_{28})$ $\mathbf{v}D \leftarrow unde$ if the pr then $\mathbf{v}D_{el}$ else $\mathbf{v}D_{90}$	hen $b \leftarrow 0$ $b \leftarrow (\mathbf{r}A)$ $+ (\mathbf{r}B)) \& (\sim 3)$ s:31 effined ocessor is in $b^*8:(eb^*8)+31 \leftarrow$ $6-(eb^*8):127-(eb)$) big-endian MEM(EA,4) ∗8)← MEM(EA,	mode 4)		
	— Let the	e EA be the res	ult of ANDing	g the sum (r A	0)+(r B) with \sim 3. Let m =	
	EA[28	8–29]; m is the	word offset of	the word in its	s aligned quadword in mem	ory.

If the processor is in big-endian mode, the word addressed by EA is loaded into word m of vD. If the processor is in little-endian mode, the word addressed by EA is loaded into word (3-m) of vD. The remaining words in vD are set to undefined values. Figure 6-2 shows this instruction.

Other registers altered:

IVSI Load Vecto	r for Sh	ift Lef	t							lvsl
lvsl		۲	vD, r A, r	В						Form X
31		vD	,		A	В			6	0
0	56		10 1	1	15	16	20	21		30 31
• For 3	32-bit:									
e addro sh ← if sh if sh	else b $:_{31} \leftarrow 1$ $addr_{28}$ a = 0x0 a = 0x1 a = 0x2 a = 0x3 a = 0x4 a = 0x4 a = 0x5 a = 0x6 a = 0x7 a = 0x8 a = 0x8 a = 0x8 a = 0x8 a = 0x8 a = 0x2 a = 0x8 a = 0x8	← (rA b + (r b + (r then then then then then then then then	(vD) 0:1 (vD) 0:1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	0x0001 0x0102 0x0201 0x0304 0x0409 0x0506 0x0708 0x0809 0x0904 0x0809 0x08000 0x0800 0x0800000000	L020304 2030405 3040506 4050607 5060708 5070809 708090A 3090A0B 20A0B0C0D 30C0D0E 50000E 50000E 5000E 500E 5000E 5000E 5000E 500E 5000E 5000E	05060' 060708 070809 090A01 040B00 0B0C01 0C0D01 0C0D01 0C0D01 0E0F10 0F1012 101112 111213 121314 131419 141516 = FA	708090A 8090A0B 90A0B0C0D 80C0D0E C0D0E0F 00E0F101 F101112 011121314 213141516 4151617 5161718 5171819	0B0C0D0E0F 0C0D0E0F10 0D0E0F1011 0E0F101112 0F10111213 1011121314 1112131415 1213141516 1314151617 1415161718 1516171819 161718191A 1718191A1B 18191A1B1C1 1A1B1C1D1E	

Let X be the 32-byte value $0x00 \parallel 0x01 \parallel 0x02 \parallel ... \parallel 0x1E \parallel 0x1F$. Bytes sh:sh+15 of X are placed into **vD**. Figure 6-3 shows how this instruction works.

Other registers altered:



Figure 6-3. Load Vector for Shift Left

The above **lvsl** instruction followed by a Vector Permute (**vperm**) would do a simulated alignment of a four-element floating-point vector misaligned on quad-word boundary at address 0x0....C.



Figure 6-4. Instruction vperm Used in Aligning Data

Refer, also, to the description of the lvsr instruction for suggested uses of the lvsl instruction.

lvsr lvsr Load Vector for Shift Right lvsr Form X vD,rA,rB 0 31 vD А В 38 0 5 6 10 11 15 16 30 31 20 21 For 32-bit: if $\mathbf{r} \mathbf{A} = 0$ then $\mathbf{b} \leftarrow 0$ else $b \leftarrow (\mathbf{r}A)$ $EA \leftarrow b + (\mathbf{r}B)$ $sh \leftarrow EA_{28:31}$ if sh=0x0 then $vD \leftarrow 0x101112131415161718191A1B1C1D1E1F$ if sh=0x1 then $vD \leftarrow 0x0F101112131415161718191A1B1C1D1E$ if sh=0x2 then $vD \leftarrow 0x0E0F101112131415161718191A1B1C1D$ if sh=0x3 then \mathbf{v} D \leftarrow 0x0D0E0F101112131415161718191A1B1C if sh=0x4 then $vD \leftarrow 0x0C0D0E0F101112131415161718191A1B$ if sh=0x5 then $vD \leftarrow 0x0B0C0D0E0F101112131415161718191A$ if sh=0x6 then \mathbf{v} D \leftarrow 0x0A0B0C0D0E0F10111213141516171819 if sh=0x7 then $vD \leftarrow 0x090A0B0C0D0E0F101112131415161718$ if sh=0x8 then $vD \leftarrow 0x08090A0B0C0D0E0F1011121314151617$ if sh=0x9 then \mathbf{v} D \leftarrow 0x0708090A0B0C0D0E0F10111213141516 if sh=0xA then \mathbf{v} D \leftarrow 0x060708090A0B0C0D0E0F101112131415 if sh=0xB then \mathbf{v} D \leftarrow 0x05060708090A0B0C0D0E0F1011121314 if sh=0xC then \mathbf{v} D \leftarrow 0x0405060708090A0B0C0D0E0F10111213 if sh=0xD then $vD \leftarrow 0x030405060708090A0B0C0D0E0F101112$ if sh=0xE then $vD \leftarrow 0x02030405060708090A0B0C0D0E0F1011$ if sh=0xF then $vD \leftarrow 0x0102030405060708090A0B0C0D0E0F10$

— Let the EA be the sum $(\mathbf{r}A|0)+(\mathbf{r}B)$. Let sh = EA[28-31].

Let X be the 32-byte value $0x00 \parallel 0x01 \parallel 0x02 \parallel ... \parallel 0x1E \parallel 0x1F$. Bytes (16-sh):(31-sh) of X are placed into **v**D.

Note that **lvsl** and **lvsr** can be used to create the permute control vector to be used by a subsequent **vperm** instruction. Let X and Y be the contents of **v**A and **v**B specified by the **vperm**. The control vector created by **lvsl** causes the **vperm** to select the high-order 16 bytes of the result of shifting the 32-byte value X || Y left by sh bytes. The control vector created by **vsr** causes the **vperm** to select the low-order 16 bytes of the result of shifting X || Y right by sh bytes.

These instructions can also be used to rotate or shift the contents of a vector register by sh bytes. For rotating, the vector register to be rotated should be specified as both vA and vB for **vperm**. For shifting left, the vB register for **vperm** should contain all zeros and vA should contain the value to be shifted, and vice versa for shifting right. Figure 6-3 shows a similar instruction only in that figure the shift is to the left

No other registers altered.

Ivx Ivx Load Vector Indexed lvx vD,rA,rB (LRU = 0)Form X 31 А В 103 0 vD 0 5 6 10 11 15 16 30 31 20 21 • For 32-bitt: if \mathbf{r} A=0 then b \leftarrow 0 else $b \leftarrow (\mathbf{r}A)$ $EA \leftarrow (b + (rB)) \& (~0xF)$

then \mathbf{v} D \leftarrow MEM(EA,16) else \mathbf{v} D \leftarrow MEM(EA+8,8) || MEM(EA,8)

if the processor is in big-endian mode

Let the EA be the result of ANDing the sum $(\mathbf{r}A|0)+(\mathbf{r}B)$ with ~0xF.

If the processor is in big-endian mode, the quadword in memory addressed by EA is loaded into **v**D.

If the processor is in little-endian mode, the doubleword addressed by EA is loaded into vD[64-127] and the doubleword addressed by EA+8 is loaded into vD[0-63]. Note that normal little-endian PowerPC address swizzling is also performed. See Section 3.1, "Data Organization in Memory," for more information.

Figure 6-3 shows this instruction.

Other registers altered:

IVX Load	C Vector Inde	exed LRU				lvxl
lvxl		vD,rA,	, r B ((LRU = 1)		Form X
	31	vD	A	В	359	0
0	5 For 32-bit if $rA=0$ t else EA \leftarrow (b if the pr then vD else vD	6 10 t: hen $b \leftarrow 0$ $b \leftarrow (\mathbf{r}A)$ $+ (\mathbf{r}B)) \& (\sim 02)$ occessor is in $\leftarrow MEM(EA, 16)$ $\leftarrow MEM(EA+8, 8)$	<pre>11 15 xF) big-endian) MEM(EA,8)</pre>	16 20 mode	21	30 31
Let th	ne EA be the	e result of ANE	Ding the sum ($(\mathbf{r}A 0) + (\mathbf{r}B) w$	ith ~0xF.	

If the processor is in big-endian mode, the quadword addressed by EA is loaded into vD.

If the processor is in little-endian mode, the doubleword addressed by EA is loaded into vD[64-127] and the doubleword addressed by EA+8 is loaded into vD[0-63]. Note that normal little-endian PowerPC address swizzling is also performed. See Section 3.1, "Data Organization in Memory," for more information.

lvxl provides a hint that the program may not need quadword addressed by EA again soon.

Note that on some implementations, the hint provided by the **lvxl** instruction and the corresponding hint provided by the Store Vector Indexed LRU (**stvxl**) instruction (see Section 5.2.1.2, "Transient Streams") are applied to the entire cache block containing the specified quadword. On such implementations, the effect of the hint may be to cause that cache block to be considered a likely candidate for reuse when space is needed in the cache for a new block. Thus, on such implementations, the hint should be used with caution if the cache block containing the quadword also contains data that may be needed by the program in the near future. Also, the hint may be used before the last reference in a sequence of references to the quadword if the subsequent references are likely to occur sufficiently soon that the cache block containing the quadword is not likely to be displaced from the cache before the last reference. Figure 6-3 shows this instruction.

Other registers altered:

mfvscr

mfvscr

Move from Vector Status and Control Register



The contents of the VSCR are placed into vD.

Note that the programmer should assume that **mtvscr** and **mfvscr** take substantially longer to execute than other VX instructions

Other registers altered:

mtvscr

mtvscr

Move to Vector Status and Control Register

mtv	scr			vВ					Form VX
	04	00_0	000	0_000			v В	1604	
0	5	6	10	11	15	16	20	21	31
	$VSCR \leftarrow ($	v B) _{96:127}	1						

The contents of vB are placed into the VSCR.

Other registers altered:

stvebx

stvebx

Store Vector Element Byte Indexed

stveb	X	vS,rA	, r B		Form	ιX
	31	vS	A	В	135	0
0	5	6 10	11 15	16 20	21 30	31
•	For 32-bit	t:				
	— Let the the by	e EA be the sur te in its aligned	n ($\mathbf{r}A 0$)+($\mathbf{r}B$) l quadword in	. Let m = EA[memory.	28–31]; m is the byte offset	of

If the processor is in big-endian mode, byte m of vS is stored into the byte in memory addressed by EA. If the processor is in little-endian mode, byte (15-m) of vS is stored into the byte addressed by EA. Figure 6-2 shows how a store instruction is performed for a vector register.

Other registers altered:

stvehx

stvehx

Store Vector Element Half Word Indexed

stveh	X	vS,rA,	,r B		For	m X		
	31	vS	A	В	167	0		
0	5	6 10	11 15	16 20	21 3	0 31		
•	For 32-bit	t:						
	if $\mathbf{r}A=0$ then $b \leftarrow 0$ else $b \leftarrow (\mathbf{r}A)$ $EA \leftarrow (b + (\mathbf{r}B)) \& (\sim 0x1)$ $eb \leftarrow EA_{28:31}$ if the processor is in big-endian mode then MEM(EA,2) $\leftarrow (\mathbf{v}S)_{eb^*8:(eb^*8)+15}$ else MEM(EA,2) $\leftarrow (\mathbf{v}S)$							
 Let the EA be the result of ANDing the sum (rA 0)+(rB) with ~0x1. Let m = EA[28–30]; m is the half-word offset of the half-word in its aligned quadword memory. 								

If the processor is in big-endian mode, half-word m of vS is stored into the half-word addressed by EA. If the processor is in little-endian mode, half-word (7-m) of vS is stored into the half-word addressed by EA. Figure 6-2 shows how a store instruction is performed for a vector register.

Other registers altered:

stvewx

stvewx

Store Vector Element Word Indexed

stvewx		vS	8, r A,	rВ					Form X
31		vS		A			В	199	0
0	5	6	10	11	15	16	20	21	30 31
• For 3	32-bit	-•							
if $\mathbf{r}A$ else EA \leftarrow eb \leftarrow if th then else L T	(b - EA ₂₈ Le pr MEM MEM MEM MEM MEM MEM MEM	hen $b \leftarrow 0$ $b \leftarrow$ $(\mathbf{r}B)) \&$ $(EA, 4) \leftarrow$ $(EA, 4) \leftarrow$ $(EA, 4) \leftarrow$ EA be th = EA[28-2] ry.	(rA) 0xFF s in (vS) (vS) e res 29]; r	FFF_FFFC big-end) _{eb*8:(eb*}) _{96-eb*8:1} ult of AN n is the v	lian 18)+31 27-(e) VDing vord (mode ^{b*8)} g the s offset	um (r A) of the w	0)+(r B) with 0xF ord in its aligned	FFF_FFC. quadword in

If the processor is in big-endian mode, word m of vS is stored into the word addressed by EA. If the processor is in little-endian mode, word (3-m) of vS is stored into the word addressed by EA. Figure 6-2 shows how a store instruction is performed for a vector register.

Other registers altered:

stvx		vS,rA	, r B	(LRU = 0)		Form X
	31	vS	A	В	231	0
•	For 32-bit	t:				
	if $\mathbf{r}A=0$ t else b \leftarrow EA \leftarrow (b - if the pr then MEM else MEM — Let the	hen $b \leftarrow 0$ (r A) + (r B)) & 0xF ocessor is in (EA,16) \leftarrow (v (EA,16) \leftarrow (v e EA be the res	FFF_FFF0 big-endian S) S) _{64:127} (v 3 S ult of ANDin 3	mode 5) _{0:63} g the sum (r A	0)+(r B) with 0x	FFFF_FF0.

If the processor is in big-endian mode, the contents of vS are stored into the quadword addressed by EA. If the processor is in little-endian mode, the contents of vS[64–127] are stored into the doubleword addressed by EA, and the contents of vS[0–63] are stored into the doubleword addressed by EA+8.

stvxl and **stvxlt** provide a hint that the quadword addressed by EA will probably not be needed again by the program in the near future.

Figure 6-2 shows how a store instruction is performed for a vector register.

Other registers altered:

stvx

stvxl

Store Vector Indexed LRU

stvxl		vS,rA	, r B ((LRU = 1)	For	n X
	31	vS	A	В	487	0
0	5	6 10	11 15	16 20	21 30) 31
•	For 32-bit if $rA=0$ t else b \leftarrow EA \leftarrow (b \leftarrow if the pr then MEM else MEM	t: hen $b \leftarrow 0$ (rA) + (rB)) & 0xF cocessor is in (EA,16) \leftarrow (v (EA,16) \leftarrow (v	FFF_FFF0 big-endian S) S) _{64:127} (v S	mode 3) _{0:63}		
	— Let the	e EA be the res	ult of ANDing	g the sum (\mathbf{r} A	0)+(r B) with 0xFFFF_FFF	0.

Note that on some implementations, the hint provided by the **stvxl** instruction (see Section 5.2.2, "Prioritizing Cache Block Replacement") is applied to the entire cache block containing the specified quadword. On such implementations, the effect of the hint may be to cause that cache block to be considered a likely candidate for reuse when space is needed in the cache for a new block. Thus, on such implementations, the hint should be used with caution if the cache block containing the quadword also contains data that may be needed by the program in the near future. Also, the hint may be used before the last reference in a sequence of references to the quadword if the subsequent references are likely to occur sufficiently soon that the cache block containing the quadword is not likely to be displaced from the cache before the last reference. Figure 6-2 shows how a store instruction is performed on the vector registers.

Other registers altered:

vaddcuw

vaddcuw

Vector Add Carryout Unsigned Word

vad	dcuw	vD,vA	, v B				Fo	rm VX
	04	vD	vA	\ \	/ B		384	
0	5	6 10	11 1	5 16	20 2	21		31
	do i=0 to	127 by 32						
	aop _{0:3} bop _{0:3} temp ₀ v D _{i:i+}	$_{32} \leftarrow $ ZeroExter $_{32} \leftarrow $ ZeroExter $_{32} \leftarrow $ aop _{0:32} + $_{31} \leftarrow $ ZeroExter	$d((\mathbf{v}A)_{i:i+31}$ $d((\mathbf{v}B)_{i:i+31}$ $bop_{0:32}$ $nd(temp_0, 32)$,33) ,33)				
	end							

Each unsigned-integer word element in $\mathbf{v}A$ is added to the corresponding unsigned-integer word element in $\mathbf{v}B$. The carry out of bit 0 of the 32-bit sum is zero-extended to 32 bits and placed into the corresponding word element of $\mathbf{v}D$.

Other registers altered:

• None

Figure 6-5 shows the usage of the **vaddcuw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-5. vaddcuw—Determine Carries of Four Unsigned Integer Adds (32-Bit)

vaddfp

vaddfp

		-	
Vector	Add	Floating	Point

vado	lfp	vD,vA	,vB			Form VX
	04	vD	vA	vВ	10	
0	5	6 10	11 15	16 20	21	31
	do i = 0,	127,32				
	(v D) _i	$:_{i+31} \leftarrow RndTol$	NearFP32((\mathbf{v} A)	i:i+31 + _{fp} (v)	B) _{i:i+31})	
	end					

The four 32-bit floating-point values in vA are added to the four 32-bit floating-point values in vB. The four intermediate results are rounded and placed in VD.

If VSCR[NJ] = 1, every denormalized operand element is truncated to a 0 of the same sign before the operation is carried out, and each denormalized result element truncates to a 0 of the same sign.

Other registers altered:

• None

Figure 6-6 shows the usage of the **vaddfp** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-6. vaddfp—Add Four Floating-Point Elements (32-Bit)

vaddsbs

vaddsbs

Vector Add Signed Byte Saturate

vado	lsbs	vD,vA,	vВ			Form VX
	04	vD	vA	vВ	768	
0	5	6 10	11 15	16 20	21	31
	do i=0 to aop _{0:8} bop _{0:8} temp ₀ v D _{i:i+} end	127 by 8 3← SignExtend 3← SignExtend :8← aop _{0:8} + _{in} .7← SItoSIsat	$((\mathbf{v}A)_{i:i+7}, 9)$ $((\mathbf{v}B)_{i:i+7}, 9)$ t bop _{0:8} $(temp_{0:8}, 8)$			

Each element of **vaddsbs** is a byte.

Each signed-integer element in vA is added to the corresponding signed-integer element in vB.

If the sum is greater than (2^7-1) it saturates to (2^7-1) and if it is less than -2^7 it saturates to -2^7 . If saturation occurs, the SAT bit is set.

The signed-integer result is placed into the corresponding element of vD.

Other registers altered:

• Vector status and control register (VSCR): Affected: SAT

Figure 6-7 shows the usage of the **vaddsbs** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.



Figure 6-7. vaddsbs—Add Saturating Sixteen Signed Integer Elements (8-Bit)

vaddshs

vaddshs

Vector Add Signed Half Word Saturate

vado	dshs	vD,vA,	vВ			Form VX
	04	vD	vA	vВ	832	
0	$ \begin{array}{c} \text{do } i=0 \text{ to} \\ \text{aop}_{0:1} \\ \text{bop}_{0:1} \\ \text{temp}_{0} \\ \textbf{v}_{\text{D}_{1:1+1}} \end{array} $	6 10 127 by 16 $1_{6} \leftarrow \text{SignExtend}$ $1_{6} \leftarrow \text{SignExtend}$ $1_{16} \leftarrow \text{aop}_{0:16} + 1_{15} \leftarrow \text{SItoSIsat}$	11 15 d((v A) _{i:i+15} , d((v B) _{i:i+15} , int bop _{0:16} c(temp _{0:16} ,16)	16 20 L6) L6)	21	31
	end					

Each element of **vaddshs** is a half word.

Each signed-integer element in vA is added to the corresponding signed-integer element in vB.

If the sum is greater than $(2^{15}-1)$ it saturates to $(2^{15}-1)$ and if it is less than -2^{15} it saturates to -2^{15} . If saturation occurs, the SAT bit is set.

The signed-integer result is placed into the corresponding element of vD.

Other registers altered:

• Vector status and control register (VSCR): Affected: SAT

Figure 6-8 shows the usage of the **vaddshs** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits long.



Figure 6-8. vaddshs— Add Saturating Eight Signed Integer Elements (16-Bit)

vaddsws

vaddsws

Vector Add Signed Word Saturate

vad	dsws	vD,vA,	vВ			Form VX
	04	vD	vA	vВ	896	
0	5	6 10	11 15	16 20	21	31
	do i=0 to $aop_{0:2}$ $bop_{0:3}$ $temp_{0}$ $vD_{i:i+}$ end	a 127 by 32 $_{32}$ ← SignExten $_{32}$ ← SignExten $_{32}$ ← aop _{0:32} + $_{31}$ ← SItoSIsat	d((v A) _{i:i+31} , d((v B) _{i:i+31} , int bop _{0:32} c(temp _{0:32} ,32	33) 33))		

Each element of vaddsws is a word.

Each signed-integer element in vA is added to the corresponding signed-integer element in vB.

If the sum is greater than $(2^{31}-1)$ it saturates to $(2^{31}-1)$ and if it is less than (-2^{31}) it saturates to (-2^{31}) . If saturation occurs, the SAT bit is set.

The signed-integer result is placed into the corresponding element of vD.

Other registers altered:

• Vector status and control register (VSCR): Affected: SAT

Figure 6-9 shows the usage of the **vaddsws** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-9. vaddsws—Add Saturating Four Signed Integer Elements (32-Bit)

vaddubm

vaddubm

Vector Add Unsigned Byte Modulo



Each element of **vaddubm** is a byte.

Each integer element in vA is modulo added to the corresponding integer element in vB. The integer result is placed into the corresponding element of vD.

Note that the **vaddubm** instruction can be used for unsigned or signed integers.

Other registers altered:

• None

Figure 6-10 shows the **vaddubm** instruction usage. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.



Figure 6-10. vaddubm—Add Sixteen Integer Elements (8-Bit)

vaddubs

vaddubs

Vector Add Unsigned Byte Saturate

vadd	lubs	vD,vA,	v B			Form VX	
	04	vD	vA	vВ	512		
0	5	6 10	11 15	16 20	21	31	
	do i=0 to $aop_{0:8}$ $bop_{0:8}$ $temp_{0}$ $vD_{i:i+}$ end	127 by 8 $_{3} \leftarrow$ ZeroExtend $_{3} \leftarrow$ ZeroExtend $_{:8} \leftarrow$ aop _{0:8} + _{in} $_{:7} \leftarrow$ UItoUIsat	((v A) _{i:i+7} ,9) ((v B) _{i:i+7} ,9) (t bop _{0:8} (temp _{0:8} ,8)				

Each element of **vaddubs** is a byte.

Each unsigned-integer element in vA is added to the corresponding unsigned-integer element in vB.

If the sum is greater than $(2^{8}-1)$ it saturates to $(2^{8}-1)$ and the SAT bit is set.

The unsigned-integer result is placed into the corresponding element of vD.

Other registers altered:

• Vector status and control register (VSCR): Affected: SAT

Figure 6-11 shows the usage of the **vaddubs** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.



Figure 6-11. vaddubs—Add Saturating Sixteen Unsigned Integer Elements (8-Bit)

vadduhm

vadduhm

Vector Add Unsigned Half Word Modulo

vad	duhm			vD,vA,	vВ						Form VX
	04		v	D		νA		v В		64	
0		5	6	10	11	15	16	20	21		31
	do i=0	to	127 by	r 16							
	\mathbf{v} D _i	:i+	15← (v 2	A) _{i:i+15}	; +int	(v B) _{i:i}	+15				
	end										

Each element of **vadduhm** is a half word.

Each integer element in vA is added to the corresponding integer element in vB. The integer result is placed into the corresponding element of vD.

Note that the **vadduhm** instruction can be used for unsigned or signed integers.

Other registers altered:

• None

Figure 6-12 shows the usage of the **vadduhm** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits long.



Figure 6-12. vadduhm—Add Eight Integer Elements (16-Bit)

vadduhs

vadduhs

Vector Add Unsigned Half Word Saturate

vado	duhs	vD,vA	,vB			Form VX
	04	vD	vA	vВ	576	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 16				
	aop _{0:1} bop _{0:1} temp ₀ v D _{i:i+}	_{l6} ← ZeroExten _{l6} ← ZeroExten :16← aop _{0:16} + ₁₅ ← UItoUIsat				
	end					

Each element of **vadduhs** is a half word.

Each unsigned-integer element in vA is added to the corresponding unsigned-integer element in vB.

If the sum is greater than $(2^{16}-1)$ it saturates to $(2^{16}-1)$ and the SAT bit is set.

The unsigned-integer result is placed into the corresponding element of vD.

Other registers altered:

• Vector status and control register (VSCR): Affected: SAT

Figure 6-13 shows the usage of the **vadduhs** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits long.



Figure 6-13. vadduhs—Add Saturating Eight Unsigned Integer Elements (16-Bit)

vadduwm

vadduwm

Vector Add Unsigned Word Modulo

vadd	luwm	vD,vA	,vB			Form: VX
	04	vD	vA	vВ	128	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	0 127 by 32				
	v D _{i:i+}		$_{l}$ + _{int} (v B) _{i:i}	+31		
	end					

Each element of **vadduwm** is a word.

Each integer element in vA is modulo added to the corresponding integer element in vB. The integer result is placed into the corresponding element of vD.

Note that the **vadduwm** instruction can be used for unsigned or signed integers.

Other registers altered:

• None

Form:

• VX

Figure 6-14 shows the usage of the **vadduwm** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-14. vadduwm—Add Four Integer Elements (32-Bit)

vadduws

vadduws

Vector Add Unsigned Word Saturate

vado	luws	vD,vA,	vВ			Form: VX
	04	vD	vA	vВ	640	
0	5	6 10	11 15	16 20	21	31
<pre>do i=0 to 127 by 3</pre>						
	v D _{i:i+} end	. ₃₁ ← UItoUIsat	(temp _{0:32} ,32)		

Each element of **vadduws** is a word.

Each unsigned-integer element in vA is added to the corresponding unsigned-integer element in vB.

If the sum is greater than $(2^{32}-1)$ it saturates to $(2^{32}-1)$ and the SAT bit is set.

The unsigned-integer result is placed into the corresponding element of vD.

Other registers altered:

• Vector status and control register (VSCR): Affected: SAT

Figure 6-15 shows the usage of the **vadduws** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-15. vadduws—Add Saturating Four Unsigned Integer Elements (32-Bit)

vand Vector Logical AND

vand

vand	1	vΓ	v B			For		Form: VX		
	04	vD		, ,	νA	vB			1028	
0	5	6	10	11	15	16	20	21		31
	\mathbf{v} D \leftarrow (\mathbf{v} A) & (v B)								

The contents of vA are bitwise ANDed with the contents of vB and the result is placed into vD.

Other registers altered:

• None

Figure 6-16 shows usage of the **vand** instruction.



Figure 6-16. vand—Logical Bitwise AND

vandc

vandc

Vector Logical AND with Complement

van	dc	vĽ),vA	v B					Form: VX	
	04	vD		v	A	, v	vВ	1092		
0	5	6	10	11	15	16	20	21	31	
	\mathbf{v} D \leftarrow (\mathbf{v} A) & ¬(v B)								

The contents of vA are ANDed with the one's complement of the contents of vB and the result is placed into vD.

Other registers altered:

• None

Figure 6-16 shows usage of the **vandc** instruction.



Figure 6-17. vand—Logical Bitwise AND with Complement

vavgsb

Vector Average Signed Byte

vavgsb vD,vA,vB

vavgsb

Form: VX



Each element of **vavgsb** is a byte.

Each signed-integer byte element in vA is added to the corresponding signed-integer byte element in vB, producing an 9-Bit signed-integer sum. The sum is incremented by 1. The high-order 8 bits of the result are placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-18 shows the usage of the **vavgsb** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.



Figure 6-18. vavgsb— Average Sixteen Signed Integer Elements (8-Bit)

Vavgsh Vector Average	V	vavgsh			
vavgsh	vD,vA	A,vB			Form: VX
04	vD	vA	vB	134	6
0 do i=0 t	5 6 10) 11 15	16 20	21	31
aop ₀ bop ₀ temp v D _{i:}	$:_{16} \leftarrow SignExte$ $:_{16} \leftarrow SignExte$ $:_{0:16} \leftarrow aop_{0:15}$ $i_{15} \leftarrow temp_{0:15}$	nd((v A) _{i:i+15} , nd((v B) _{i:i+15} , + _{int} bop _{0:15} +	17) 17) _{int} 1		

Each element of **vavgsh** is a half word.

Each signed-integer element in vA is added to the corresponding signed-integer element in vB, producing an 17-bit signed-integer sum. The sum is incremented by 1. The high-order 16 bits of the result are placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-19 shows the usage of the **vavgsh** instruction. Each of the eight elements in the vectors, vA, vB, and vD, is 16 bits long.



Figure 6-19. vavgsh—Average Eight Signed Integer Elements (16-bits)
vavgsw

vavgsw

Vector Average Signed Word

vavg	gsw	vD,vA	v B			Form: VX
	04	vD	vA	vВ	1410	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 32				
	aop _{0:3} bop _{0:3} temp ₀ v D _{i:i+}	$32 \leftarrow SignExten$ $32 \leftarrow SignExten$ $:32 \leftarrow aop_{0:32} + aop_{0:31}$	d((v A) _{i:i+31} , d((v B) _{i:i+31} , _{int} bop _{0:32} +	33) 33) _{int} 1		
	end					

Each element of **vavgsw** is a word.

Each signed-integer element in vA is added to the corresponding signed-integer element in vB, producing an 33-bit signed-integer sum. The sum is incremented by 1. The high-order 32 bits of the result are placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-20 shows the usage of the **vavgsw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-20. vavgsw— Average Four Signed Integer Elements (32-Bit)

vavgub vavgub Vector Average Unsigned Byte vavgub vD,vA,vB Form: VX 04 1026 vD **v**Α vВ 0 56 10 11 15 16 20 21 31 do i=0 to 127 by 8 $aop_{0:8} \leftarrow ZeroExtend((\mathbf{v}A)_{i:i+7}, 9)$ $bop_{0:n} \leftarrow ZeroExtend((\mathbf{v}B)_{i:i+71}, 9)$ $temp_{0:n} \leftarrow aop_{0:8} +_{int} bop_{0:8} +_{int} 1$ $\mathbf{v}_{\text{D}_{i:i+7}} \leftarrow \text{temp}_{0:7}$ end

Each element of **vavgub** is a byte.

Each unsigned-integer element in vA is added to the corresponding unsigned-integer element in vB, producing an 9-bit unsigned-integer sum. The sum is incremented by 1. The high-order 8 bits of the result are placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-21 shows the usage of the **vavgub** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.



Figure 6-21. vavgub—Average Sixteen Unsigned Integer Elements (8-bits)

vavguh

vavguh

Vector Average Unsigned Half Word

vavguh		vD,vA	,vB			Form: VX
	04	vD	vA	vВ	1090	
0 d	5 =0 i=0 to aop _{0:1} bop _{0:1} temp ₀ v D _{i:i+}	6 10 127 by 16 $16 \leftarrow \text{ZeroExten}$ $16 \leftarrow \text{ZeroExten}$ $16 \leftarrow \text{aop}_{0:16} \leftarrow \text{aop}_{0:15}$	11 15 d((v A) _{i:i+15} , d((v B) _{i:i+15} , int bop _{0:16} +	16 20 17) 17) int 1	21	31
e	nd					

Each element of **vavguh** is a half word.

Each unsigned-integer element in vA is added to the corresponding unsigned-integer element in vB, producing a 17-bit unsigned-integer. The sum is incremented by 1. The high-order 16 bits of the result are placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-22 shows the usage of the **vavgsh** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits long.



Figure 6-22. vavgsh— Average Eight Signed Integer Elements (16-Bit)

vavguw

vavguw

Vector Average Unsigned Word

vav	guw	vD,vA,	vВ			Form: VX
	04	vD	vA	vВ	1154	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 32				
	aop _{0:3} bop _{0:3} temp ₀ v D _{i:i+}	$_{32} \leftarrow $ ZeroExten $_{32} \leftarrow $ ZeroExten $_{32} \leftarrow $ aop _{0:32} + $_{31} \leftarrow $ temp _{0:31}	d((v A) _{i:i+31} , d((v B) _{i:i+31} , int bop _{0:32} + _i	33) 33) _{int} 1		
	end					

Each element of **vavguw** is a word.

Each unsigned-integer element in vA is added to the corresponding unsigned-integer element in vB, producing an 33-bit unsigned-integer sum. The sum is incremented by 1. The high-order 32 bits of the result are placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-23 shows the usage of the **vavguw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-23. vavguw—Average Four Unsigned Integer Elements (32-Bit)

vcfsx

vcfsx

Vector Convert from Signed Fixed-Point Word

vcfsx	ζ.	v	vD,vB,UIN	ſМ			Form: VX
	04		vD	UIMM	vВ	842	
0	5	5 6	10	11 15	16 20	21	31
	do i=0 t	o 127	' by 32				
	v D _{i:}	.+31 ←	- CnvtSI32	2ToFP32((v B) _i	.:i+31) ÷ _{fp} 2 ^{UI}	IMM	
	end						

Each signed fixed-point integer word element in vB is converted to the nearest single-precision floating-point value. The result is divided by 2^{UIMM} (UIMM = Unsigned immediate value) and placed into the corresponding word element of vD.

Other registers altered:

• None

Figure 6-24 shows the usage of the **vcfsx** instruction. Each of the four elements in the vectors **vB** and **vD** is 32 bits long.



Figure 6-24. vcfsx—Convert Four Signed Integer Elements to Four Floating-Point Elements (32-Bit)

vcfux

vcfux

Vector Convert from Unsigned Fixed-Point Word

vcfu	X	vD,	vB,UIN	IM			Fo	orm: VX
	04	v	D	UIMM	vВ		778	
0	5	6	10	11 15	16	20 21		31
	do i=0 to	o 127 by	7 32					
	\mathbf{v} D _{i:i}	$_{+31} \leftarrow Cr$	nvtUI32	2ToFP32((v B) _j	:i+31) ÷ _{fp}	2 ^{UIMM}		
	end							

Each unsigned fixed-point integer word element in vB is converted to the nearest single-precision floating-point value. The result is divided by 2^{UIMM} and placed into the corresponding word element of vD.

Other registers altered:

• None

Figure 6-25 shows the usage of the **vcfux** instruction. Each of the four elements in the vectors **vB** and **vD** is 32 bits long.



Figure 6-25. vcfux—Convert Four Unsigned Integer Elements to Four Floating-Point Elements (32-Bit)

vcmpbfp*x*

vcmpbfp*x*

Vector Compare Bounds Floating Point

vcm vcm	ıpbfp ıpbfp.	vD,vA, vD,vA,	vB vB	(Rc = 0) (Rc = 1)		Form: VXR		
	04	vD	vA	vВ	Rc	966		
0	5	6 10	11 15	16 20	21 22	31		
	do i=0 to	127 by 32						
	$le \leftarrow ge \leftarrow \mathbf{v}_{D_{i:i+i}}$	$ \begin{array}{l} \leftarrow ((\mathbf{v}A)_{i:i+31} \leq_{fp} (\mathbf{v}B)_{i:i+31}) \\ \leftarrow ((\mathbf{v}A)_{i:i+31} \geq_{fp} - (\mathbf{v}B)_{i:i+31}) \\ _{i:i+31} \leftarrow -le \mid \parallel -ge \mid \parallel {}^{30}0 \end{array} $						
	end if Rc=1 t	hen do						
	ib \leftarrow CR _{24:2}	$(\mathbf{v}D = {}^{128}O)$ $_{27} \leftarrow ObOO \parallel ik$	o 0b0					
	end							

Each single-precision word element in $\mathbf{v}A$ is compared to the corresponding element in $\mathbf{v}B$. A 2-bit value is formed that indicates whether the element in $\mathbf{v}A$ is within the bounds specified by the element in $\mathbf{v}B$, as follows.

Bit 0 of the 2-bit value is zero if the element in vA is less than or equal to the element in vB, and is one otherwise. Bit 1 of the 2-bit value is zero if the element in vA is greater than or equal to the negative of the element in vB, and is one otherwise.

The 2-bit value is placed into the high-order two bits of the corresponding word element (bits 0–1 for word element 0, bits 32–33 for word element 1, bits 64–65 for word element 2, bits 96–97 for word element 3) of **v**D and the remaining bits of the element are cleared.

If Rc=1, CR Field 6 is set to indicate whether all four elements in vA are within the bounds specified by the corresponding element in vB, as follows.

• $CR6 = 0b00 \parallel all_within_bounds \parallel 0$

Note that if any single-precision floating-point word element in vB is negative; the corresponding element in vA is out of bounds. Note that if a vA or a vB element is a NaN, the two high order bits of the corresponding result will both have the value 1.

If VSCR[NJ] = 1, every denormalized operand element is truncated to 0 before the comparison is made.

Other registers altered:

• Condition register (CR6): Affected: Bit 2 (if Rc = 1) Figure 6-26 shows the usage of the **vcmpbfp** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-26. vcmpbfp—Compare Bounds of Four Floating-Point Elements (32-Bit)

vcmpeqfp*x*

vcmpeqfpx

Vector Compare Equal-to-Floating Point

vcmpeqfp vcmpeqfp.	vD,vA vD,vA	A,vB A,vB			Form: V	XR	
04	vD	vA	vВ	Rc	198		
0 !	5 6 10	11 15	16 20	21 22		31	
do i=0 t	o 127 by 32						
if (v A) _{i:i+31} = _{fp} (v B) _{i:i+31}					
	then $\mathbf{v}_{D_{i:i+31}}$ else $\mathbf{v}_{D_{i:i+31}}$	← 0xFFFF_FFF ← 0x0000_0000					
end							
if Rc=1	if Rc=1 then do						
t ← f ← CR ₂₄	$(\mathbf{v}D = {}^{128}1)$ $(\mathbf{v}D = {}^{128}0)$ ${}_{27} \leftarrow t \parallel 0b0$	f 0b0					
end							

Each single-precision floating-point word element in $\mathbf{v}A$ is compared to the corresponding single-precision floating-point word element in $\mathbf{v}B$. The corresponding word element in $\mathbf{v}D$ is set to all 1s if the element in $\mathbf{v}A$ is equal to the element in $\mathbf{v}B$, and is cleared to all 0s otherwise.

If Rc = 1. CR6 filed is set according to all, some, or none of the elements pairs compare equal.

• CR6 = all_equal || 0b0 || none_equal || 0b0

Note that if a vA or vB element is a NaN, the corresponding result will be 0x0000_0000.

Other registers altered:

- Condition register (CR6):
 - Affected: Bits 0-3 (if Rc = 1)

Figure 6-27 shows the usage of the **vcmpeqfp** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-27. vcmpeqfp—Compare Equal of Four Floating-Point Elements (32-Bit)

vcmpequbx

vcmpequb*x*

Form: VXR

Vector Compare Equal-to Unsigned Byte

vcmpequb	vD,vA,vB
vcmpequb.	vD,vA,vB

	04	vD	vA	vВ	Rc	6
0	5	6 10	11 15	16 20	21	22 31
	do i=0 to if (v then else	$ \begin{array}{l} 127 \text{ by } 8 \\ (\mathbf{x})_{i:i+7} =_{int} (\mathbf{x})_{i:i+7} \leftarrow {}^{8}1 \\ \mathbf{v}_{D_{i:i+7}} \leftarrow {}^{8}0 \end{array} $	7 B) _{i:i+7}			
	end					
	if Rc=1 t	hen do				
	$t \leftarrow f \leftarrow$	$(\mathbf{v}D = {}^{128}1)$ $(\mathbf{v}D = {}^{128}0)$				
	CR[24 end	:27] ← t 01	00 f 0b0			

Each element of **vcmpequb** is a byte.

Each integer element in vA is compared to the corresponding integer element in vB. The corresponding element in vD is set to all 1s if the element in vA is equal to the element in vB, and is cleared to all 0s otherwise.

The CR6 is set according to whether all, some, or none of the elements compare equal.

• CR6 = all_equal || 0b0 || none_equal || 0b0

Note that **vcmpequb**[.] can be used for unsigned or signed integers.

Other registers altered:

- Condition register (CR6):
 - Affected: Bits 0-3 (if Rc = 1)

Figure 6-28 shows the usage of the **vcmpequb** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.



Figure 6-28. vcmpequb—Compare Equal of Sixteen Integer Elements (8-bits)

vcmpequhx

vcmpequhx

Vector Compare Equal-to Unsigned Half Word

vcmj vcmj	pequh pequh.	vD,vA, vD,vA,	,vB ,vB			Form: VXR
	04	vD	vA	vB	Rc	70
0	5	6 10	11 15	16 20	21 22	31
	do i=0 to	127 by 16				
	if (v . then [.] else [.]	$\begin{array}{l} \text{A)}_{i:i+15} =_{\text{int}} (\\ \mathbf{v} \text{D}_{i:i+15} \leftarrow {}^{16} 1\\ \mathbf{v} \text{D}_{i:i+15} \leftarrow {}^{16} 0 \end{array}$	(v B) _{i:i+15}			
	end					
	$\begin{array}{c} \text{if } \text{Rc=1 t} \\ \text{t} \leftarrow (\\ \text{f} \leftarrow (\end{array} \end{array}$	hen do $(\mathbf{v}D = {}^{128}1)$ $(\mathbf{v}D = {}^{128}0)$				
	CR[24	:27] ← t 01	b0 f 0b0			
	end					

Each element of **vcmpequh** is a half word.

Each integer element in vA is compared to the corresponding integer element in vB. The corresponding element in vD is set to all 1s if the element in vA is equal to the element in vB, and is cleared to all 0s otherwise.

The CR6 is set according to whether all, some, or none of the elements compare equal.

• $CR6 = all_equal \parallel 0b0 \parallel none_equal \parallel 0b0.$

Note that **vcmpequh[.]** can be used for unsigned or signed integers.

Other registers altered:

- Condition register (CR6):
 - Affected: Bits 0-3 (if Rc = 1)

Figure 6-29 shows the usage of the **vcmpequh** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits long.



Figure 6-29. vcmpequh—Compare Equal of Eight Integer Elements (16-Bit)

vcmpequwx

vcmpequwx

Form: VXR

Vector Compare Equal-to Unsigned Word

vcmpequw	vD,vA,vB
vcmpequw.	vD,vA,vB

	0.4	чD		чD	Ба	404	
	04	VD	VA	VB	RC	134	
0	5	6 10	11 15	16 20	21	22	31
	do i=0 to	127 by 32					
	if (v t e	$\begin{array}{l} \text{A)}_{i:i+311} =_{\text{int}} \\ \text{hen } \mathbf{v}_{D_{i:i+31}} \leftarrow \\ \text{lse } \mathbf{v}_{D_{i:i+31}} \leftarrow \end{array}$	(v B) _{i:i+31} - ⁿ 1 - ⁿ 0				
	end						
	if Rc=1 t	hen do					
	$t \leftarrow f \leftarrow$	$(\mathbf{v}D = {}^{128}1)$ $(\mathbf{v}D = {}^{128}0)$					
	CR[24	$:27] \leftarrow t \parallel 0k$	0d f 0b0				
	end						

Each element of **vcmpequw** is a word.

Each integer element in vA is compared to the corresponding integer element in vB. The corresponding element in vD is set to all 1s if the element in vA is equal to the element in vB, and is cleared to all 0s otherwise.

The CR6 is set according to whether all, some, or none of the elements compare equal.

• CR6 = all_equal || 0b0 || none_equal || 0b0

Note that **vcmpequw**[.] can be used for unsigned or signed integers.

Other registers altered:

- Condition register (CR6):
 - Affected: Bits 0-3 (if Rc = 1)

Figure 6-30 shows the usage of the **vcmpequw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-30. vcmpequw—Compare Equal of Four Integer Elements (32-Bit)

vcmpgefpx

vcmpgefpx

Vector Compare Greater-Than-or-Equal-to Floating Point

vcmpgefp vcmpgefp.		vD,vA,vB vD,vA,vB					Form: VXR	
04		vD	νA	vВ	F	Rc	454	
0	56	10	11 1	5 16	20 2	21 22		31
do i=0 if the els	to 127 k (v A) _{i:i+i} h v D _{i:i+i} e v D _{i:i+i}	$\begin{array}{l} \text{by } 32 \\ _{31} \geq_{\text{fp}} (\mathbf{v} \\ _{31} \leftarrow 0 \\ _{31} \leftarrow 0 \\ _{31} \leftarrow 0 \\ \end{array}$	B) _{i:i+31} FFF_FFFF 000_0000					
end								
if Rc=1	if Rc=1 then do							
t ← f ←	• (v D = • (v D =	¹²⁸ 1) ¹²⁸ 0)						
CR ₂	$:_{27} \leftarrow t$	0b0	f 0b0					
end								

Each single-precision floating-point word element in vA is compared to the corresponding single-precision floating-point word element in vB. The corresponding word element in vD is set to all 1s if the element in vA is greater than or equal to the element in vB, and is cleared to all 0s otherwise.

If Rc = 1, CR6 is set according to all_greater_or_equal || some_greater_or_equal || none_great_or_equal.

 $CR6 = all_greater_or_equal \parallel 0b0 \parallel none greater_or_equal \parallel 0b0.$

Note that if a vA or vB element is a NaN, the corresponding results will be 0x0000_0000. Other registers altered:

- Condition register (CR6):
 - Affected: Bits 0-3 (if Rc = 1)

Figure 6-31 shows the usage of the **vcmpgefp** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long



Figure 6-31. vcmpgefp—Compare Greater-Than-or-Equal of Four Floating-Point Elements (32-Bit)

vcmpgtfp*x*

vcmpgtfp*x*

Form: VXR

Vector Compare Greater-Than Floating-Point

vcmpgtfp	vD,vA,vB
vcmpgtfp.	vD,vA,vB

						1	
	04	vD	vA	vВ	Rc	710	
0	5	6 10	11 15	16 20	21	22	31
	do i=0 to if (v t e	$(\mathbf{x}_{i:i+31} >_{fp} (\mathbf{x}_{i:i+31} >_{fp} (\mathbf{x}_{i:i+31} \leftarrow \mathbf{v}_{D_{i:i+31}} \leftarrow \mathbf{v}_{D_{i:i+31}} \leftarrow \mathbf{v}_{D_{i:i+31}} \leftarrow \mathbf{v}_{D_{i:i+31}}$	7 B) _{i:i+31} - 0xFFFF_FFF - 0x0000_0000	r)			
	end if Rc=1 t t \leftarrow f \leftarrow CR[24	hen do $(\mathbf{v}D = {}^{128}1)$ $(\mathbf{v}D = {}^{128}0)$ $\vdots 271 \leftarrow \pm \parallel 01$	50 f 050				
	end						

Each single-precision floating-point word element in $\mathbf{v}A$ is compared to the corresponding single-precision floating-point word element in $\mathbf{v}B$. The corresponding word element in $\mathbf{v}D$ is set to all 1s if the element in $\mathbf{v}A$ is greater than the element in $\mathbf{v}B$, and is cleared to all 0s otherwise.

If Rc = 1, CR6 is set according to all_greater_than \parallel some_greater_than \parallel none_greater_than.

 $CR6 = all_greater_than \parallel 0b0 \parallel none greater_than \parallel 0b0.$

Note that if a vA or vB element is a NaN, the corresponding results will be 0x0000_0000.

Other registers altered:

- Condition register (CR6):
 - Affected: Bits 0-3 (if Rc = 1)

Figure 6-32 shows the usage of the **vcmpgtfp** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-32. vcmpgtfp—Compare Greater-Than of Four Floating-Point Elements (32-Bit)

vcmpgtsbx

vcmpgtsbx

Vector Compare Greater-Than Signed Byte

vcmpgtsb vcmpgtsb.		vD,vA,vB vD,vA,vB							Forr	Form: VXR
04		vD	vA			v В	F	lc	774	
0	56	10	11	15	16		20 2	1 22		31
do i=0	to 127 k	ру 8								
if	(v A) _{i:i+7} then v I else v I	$_{7} >_{si} (\mathbf{v} \mathbf{E})_{i:i+7} \leftarrow \mathbf{D}_{i:i+7} \leftarrow \mathbf{D}_{i+7} $	8) _{i:i+7} 81 80							
end if Rc=:	end if Rc=1 then do									
t (f (CR ₂	← (v D = ← (v D = 24:27 ← t	¹²⁸ 1) ¹²⁸ 0) 0b0	f 0b0							
end										

Each element of **vcmpgtsb** is a byte.

Each signed-integer element in vA is compared to the corresponding signed-integer element in vB. The corresponding element in vD is set to all 1s if the element in vA is greater than the element in vB, and is cleared to all 0s otherwise.

If Rc = 1, CR6 is set according to all_greater_than || some_greater_than || none_great_than.

 $CR6 = all_greater_than \parallel 0b0 \parallel none greater_than \parallel 0b0.$

Note that if a vA or vB element is a NaN, the corresponding results will be 0x0000_0000.

Other registers altered:

• Condition register (CR6): Affected: Bits 0-3 (if Rc = 1)

Figure 6-33 shows the usage of the **vcmpgtsb** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.



Figure 6-33. vcmpgtsb—Compare Greater-Than of Sixteen Signed Integer Elements (8-Bit)

vcmpgtsh*x*

vcmpgtsh*x*

Vector Compare Greater-Than Condition Register Signed Half Word

vcmpgtsh vcmpgtsh.	vD,vA, vD,vA,	vB vB			Form: VXR
04	vD	vA	vВ	Rc	838
0 5	6 10	11 15	16 20	21 22	31
do i=0 t if ('	o 127 by 16 \mathbf{v} A) _{i:i+15} > _{si} (\mathbf{v} then \mathbf{v} D _{i:i+15} \leftarrow else \mathbf{v} D _{i:i+15} \leftarrow	7 B) _{i:i+15} - ¹⁶ 1 - ¹⁶ 0			
end					
if Rc=1	then do				
t ← f ← CR ₂₄ :	$(\mathbf{v}D = {}^{128}1)$ $(\mathbf{v}D = {}^{128}0)$ ${}_{27} \leftarrow t \parallel 0b0 \parallel$	f 0b0			
end					

Each element of **vcmpgtsh** is a half word.

Each signed-integer element in vA is compared to the corresponding signed-integer element in vB. The corresponding element in vD is set to all 1s if the element in vA is greater than the element in vB, and is cleared to all 0s otherwise.

If Rc = 1, CR6 is set according to all_greater_than || some_greater_than || none_great_than.

 $CR6 = all_greater_than \parallel 0b0 \parallel none greater_than \parallel 0b0.$

Note that if a vA or vB element is a NaN, the corresponding results will be 0x0000_0000.

Other registers altered:

- Condition register (CR6):
 - Affected: Bits 0-3 (if Rc = 1)

Figure 6-34 shows the usage of the **vcmpgtsh** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits long.



Figure 6-34. vcmpgtsh—Compare Greater-Than of Eight Signed Integer Elements (16-Bit)

vcmpgtsw*x*

vcmpgtswx

Vector Compare Greater-Than Signed Word

vcmpgtsw vcmpgtsw.		vD,vA vD,vA	A,vB A,vB						Form: VXR	
	04	vD	vA		v	/ B	Rc	902	2	
0	5	6 10	11	15	16	20	21	22	31	
	do i=0 to	o 127 by 32								
	if (v A) _{i:} then else	$\mathbf{v}_{1:i+31} >_{si} (\mathbf{v}_{B})_{i}$ $\mathbf{v}_{D_{1:i+31}} \leftarrow {}^{32}$ $\mathbf{v}_{D_{1:i+31}} \leftarrow {}^{32}$::i+31 1 0							
	end									
	if Rc=1 t	then do								
	$\begin{array}{r} t \leftarrow \\ f \leftarrow \\ CR_{24:} \\ \\ end \end{array}$	$(\mathbf{v}D = {}^{128}1)$ $(\mathbf{v}D = {}^{128}0)$ ${}_{27} \leftarrow t \parallel 0b0$	f 0b	0						

Each element of **vcmpgtsw** is a word.

Each signed-integer element in vA is compared to the corresponding signed-integer element in vB. The corresponding element in vD is set to all 1s if the element in vA is greater than the element in vB, and is cleared to all 0s otherwise.

If Rc = 1, CR6 is set according to all_greater_than || some_greater_than || none_great_than.

 $CR6 = all_greater_than \parallel 0b0 \parallel none greater_than \parallel 0b0.$

Note that if a vA or vB element is a NaN, the corresponding results will be 0x0000_0000.

Other registers altered:

- Condition register (CR6):
 - Affected: Bits 0-3 (if Rc = 1)

Figure 6-35 shows the usage of the **vcmpgtsw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-35. vcmpgtsw—Compare Greater-Than of Four Signed Integer Elements (32-Bit)

vcmpgtub*x*

vcmpgtub*x*

Vector Compare Greater-Than Unsigned Byte

vcmpgtub vcmpgtub.	vD,vA vD,vA	,vB ,vB			Form: VXR
04	vD	vA	vВ	Rc	518
0 5	5 6 10	11 1:	5 16 20	21 22	31
do i=0 t	o 127 by 8				
if (*	\mathbf{v} A) _{i:i+7} > _{ui} (\mathbf{v} then \mathbf{v} D _{i:i+7} \leftarrow else \mathbf{v} D _{i:i+7} \leftarrow	r B) _{i:i+7} - ⁸ 1 - ⁸ 0			
end					
if Rc=1	then do				
$t \leftarrow f \leftarrow CR[2]$	$(\mathbf{v}D = {}^{128}1)$ $(\mathbf{v}D = {}^{128}0)$ $4-27] \leftarrow t \parallel 0$	ъо f 0ъ0			
end					

Each element of **vcmpgtub** is a byte. Each unsigned-integer element in vA is compared to the corresponding unsigned-integer element in vB. The corresponding element in vD is set to all 1s if the element in vA is greater than the element in vB, and is cleared to all 0s otherwise.

If Rc = 1, CR6 is set according to all_greater_than || some_greater_than || none_great_than.

 $CR6 = all_greater_than \parallel 0b0 \parallel none greater_than \parallel 0b0.$

Note that if a vA or vB element is a NaN, the corresponding results will be 0x0000_0000.

Other registers altered:

- Condition register (CR6):
 - Affected: Bits 0-3 (if Rc = 1)

Figure 6-36 shows the usage of the **vcmpgtub** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.





vcmpgtuhx

vcmpgtuh*x*

Vector Compare Greater-Than Unsigned Half Word

vcmpgtuh vcmpgtuh.		vD,vA vD,vA	,vB ,vB			Form: VXI	Form: VXR
	04	vD	vA	vВ	Rc	582]
0	5	6 10	11 15	16 20	21 22	3′	
	do i=0 to	127 by 16					
	if (v t e	A) _{i:i+151} > _{ui} (hen v D _{i:i+15} ← lse v D _{i:i+15} ←	(v B) _{i:i+15} - ¹⁶ 1 - ¹⁶ 0				
	end						
	if Rc=1 t	hen do					
	$t \leftarrow f \leftarrow CR[24]$	$(\mathbf{v}D = {}^{128}1)$ $(\mathbf{v}D = {}^{128}0)$ $-27] \leftarrow t \parallel 01$	b0 f 0b0				

Each element of **vcmpgtuh** is a half word. Each unsigned-integer element in **v**A is compared to the corresponding unsigned-integer element in **v**B. The corresponding element in **v**D is set to all 1s if the element in **v**A is greater than the element in **v**B, and is cleared to all 0s otherwise.

If Rc = 1, CR6 is set according to all_greater_than \parallel some_greater_than \parallel none_great_than.

 $CR6 = all_greater_than \parallel 0b0 \parallel none greater_than \parallel 0b0.$

Note that if a vA or vB element is a NaN, the corresponding results will be 0x0000_0000.

Other registers altered:

- Condition register (CR6):
 - Affected: Bits 0-3 (if Rc = 1)

Figure 6-37 shows the usage of the **vcmpgtuh** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits long.



Figure 6-37. vcmpgtuh—Compare Greater-Than of Eight Unsigned Integer Elements (16-Bit)

vcmpgtuw*x*

vcmpgtuw*x*

Vector Compare Greater-Than Unsigned Word

vcmpgtuw vcmpgtuw.	vD,vA, vD,vA,	vB vB			Form	n: VXR
04	vD	vA	vВ	Rc	646	
0 5	6 10	11 15	16 20	21	22	31
do i=0 to	127 by 32					
if (v t e	$\begin{array}{llllllllllllllllllllllllllllllllllll$	rB) _{i:i+31} - ³² 1 - ³² 0				
end						
if Rc=1 t	hen do					
$t \leftarrow f \leftarrow CR[24]$	$(\mathbf{v}D = {}^{128}1)$ $(\mathbf{v}D = {}^{128}0)$ $-27] \leftarrow t \parallel 0k$	00 f 0b0				
end						

Each element of **vcmpgtuw** is a word. Each unsigned-integer element in **v**A is compared to the corresponding unsigned-integer element in **v**B. The corresponding element in **v**D is set to all 1s if the element in **v**A is greater than the element in **v**B, and is cleared to all 0s otherwise.

If Rc = 1, CR6 is set according to all_greater_than || some_greater_than || none_great_than.

CR6 = all_greater_than || 0b0 || none_greater_than || 0b0.

Note that if a vA or vB element is a NaN, the corresponding results will be 0x0000_0000.

Other registers altered:

- Condition register (CR6):
 - Affected: Bits 0-3 (if Rc = 1)

Figure 6-38 shows the usage of the **vcmpgtuw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-38. vcmpgtuw—Compare Greater-Than of Four Unsigned Integer Elements (32-Bit)

vctsxs

vctsxs

Vector Convert to Signed Fixed-Point Word Saturate

vctsx	S	vD,vB,UIN	ſМ			Form: VX
	04	vD	UIMM	vВ	970)
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 32				
	if (v	B) _{i+1:i+8} =255	(v B) _{i+1:i+8}	+ UIMM ≤ 254	then	
	v	$D_{i:i+31} \leftarrow Cnvt$	FP32ToSI32Sa	at((v B) _{i:i+31}	$*_{fp} 2^{UIMM}$)	
	else				-	
	d	0				
	i	f $(\mathbf{v}B)_i = 0$ then	n $\mathbf{v}_{\text{D}_{1:1+31}} \leftarrow$	$0x7FFF_FFFF$		
		else $\mathbf{v}_{D_{i:i+31}}$	$\leftarrow 0 \times 8000 _ 00$	000		
		$VSCR_{SAT} \leftarrow 1$				
	end					
	end					

Each single-precision word element in **v**B is multiplied by 2^{UIMM} . The product is converted to a signed integer using the rounding mode, Round toward Zero. If the intermediate result is greater than (2^{31} -1) it saturates to (2^{31} -1); if it is less than - 2^{31} it saturates to - 2^{31} . A signed-integer result is placed into the corresponding word element of **v**D.

Fixed-point integers used by the vector convert instructions can be interpreted as consisting of 32-UIMM integer bits followed by UIMM fraction bits. The vector convert to fixed-point word instructions support only the rounding mode, Round toward Zero. A single-precision number can be converted to a fixed-point integer using any of the other three rounding modes by executing the appropriate vector round to floating-point integer instruction before the vector convert to fixed-point word instruction.

Other registers altered:

- Vector status and control register (VSCR):
 - Affected: SAT

Figure 6-39 shows the usage of the **vctsxs** instruction. Each of the four elements in the vectors **v**B and **v**D is 32 bits long.



Figure 6-39. vctsxs—Convert Four Floating-Point Elements to Four Signed Integer Elements (32-Bit)

vctuxs

vctuxs

Vector Convert to Unsigned Fixed-Point Word Saturate

vctux	XS	vD,vB,UIN	1M			Form: VX
	04	vD	UIMM	vВ	906	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 32				
	if (v v else	B) _{i+1:i+8} =255	(v B) _{i+1:i+8} FP32ToUI32Sa	+ UIMM ≤ 254 at((v B) _{i:i+31}	then $*_{\rm fp} 2^{\rm UIM}$)	
	d	0				
		if $(\mathbf{v}B)_i=0$ the else $\mathbf{v}D_{i:i+31} \leftarrow 1$	nen v D _{i:i+31} ← ← 0x0000_000	• 0xFFFF_FFFF)0		
	end					
	end					

Each single-precision floating-point word element in vB is multiplied by 2^{UIM} . The product is converted to an unsigned fixed-point integer using the rounding mode Round toward Zero.

If the intermediate result is greater than $(2^{32}-1)$ it saturates to $(2^{32}-1)$ and if it is less than 0 it saturates to 0.

The unsigned-integer result is placed into the corresponding word element of vD.

Other registers altered:

• Vector status and control register (VSCR): Affected: SAT

Figure 6-40 shows the usage of the **vctuxs** instruction. Each of the four elements in the vectors **vB** and **vD** is 32 bits long.



Figure 6-40. vctuxs—Convert Four Floating-Point Elements to Four Unsigned Integer Elements (32-Bit)

vexptefp

vexptefp

Vector 2 Raised to the Exponent Estimate Floating Point

vexp	tefp		vD,	vВ					Form: VX
	04	vD			0_000		v В	394	4
0	5	6	10	11	15	16	20	21	31
	do i=0 to	127 by 32	2						
	$\mathbf{x} \leftarrow \mathbf{x}$	(v B) _{i:i+31}							
	\mathbf{v} D _{i:i+}	$_{31} \leftarrow 2^{x}$							
	end								

The single-precision floating-point estimate of 2 raised to the power of each single-precision floating-point element in vB is placed into the corresponding element of vD.

The estimate has a relative error in precision no greater than one part in 16, that is,

$$\left|\frac{\text{estimate} - 2^{X}}{2^{X}}\right| \leq \frac{1}{16}$$

where x is the value of the element in vB. The most significant 12 bits of the estimate's significant are monotonic. Note that the value placed into the element of vD may vary between implementations, and between different executions on the same implementation.

If an operation has an integral value and the resulting value is not 0 or $+\infty$, the result is exact.

Operation with various special values of the element in vB is summarized in Table 6-5 below.

Table 6-5. Special Values of the Element in vB

Value of Element in vB	Result
-∞	+0
-0	+1
+0	+1
+∞	+∞
NaN	QNaN

If VSCR[NJ] = 1, every denormalized operand element is truncated to a 0 of the same sign before the operation is carried out, and each denormalized result element truncates to a 0 of the same sign.

AltiVec Technology Programming Environments Manual

Other registers altered:

• None

Figure 6-41 shows the usage of the **vexptefp** instruction. Each of the four elements in the vectors **v**B and **v**D is 32 bits long.



Figure 6-41. vexptefp—2 Raised to the Exponent Estimate Floating-Point for Four Floating-Point Elements (32-Bit)

vlogefp

vlogefp

Vector Log₂ Estimate Floating Point

vlog	efp		vD,	vВ				Form: VX
	04	v D		0_000		v B	458	8
0	5	6	10	11	15 16	20	21	31
	do i=0 to	127 by 3	32					
	$\mathbf{x} \leftarrow \mathbf{x}$	(v B) _{i:i+31}						
	\mathbf{v} D _{i:i+}	$_{31} \leftarrow \log$	2(x)					
	end							

The single-precision floating-point estimate of the base 2 logarithm of each single-precision floating-point element in vB is placed into the corresponding element of vD.

The estimate has an absolute error in precision (absolute value of the difference between the estimate and the infinitely precise value) no greater than 2⁻⁵. The estimate has a relative error in precision no greater than one part in 8, as described below:

$$\left(\left|\text{estimate - }\log_2(x)\right| \le \frac{1}{32}\right)$$
 unless $|x-1| \le \frac{1}{8}$

where *x* is the value of the element in vB, except when $|x-1| \le 1 \div 8$. The most significant 12 bits of the estimate's significant are monotonic. Note that the value placed into the element of vD may vary between implementations, and between different executions on the same implementation.

Operation with various special values of the element in vB is summarized below in Table 6-6.

Table 6-6. Special Values of the Element in vB

If VSCR[NJ] = 1, every denormalized operand element is truncated to a 0 of the same sign before the operation is carried out, and each denormalized result element truncates to a 0 of the same sign.

AltiVec Technology Programming Environments Manual

Other registers altered:

• None

Figure 6-42 shows the usage of the **vexptefp** instruction. Each of the four elements in the vectors **vB** and **vD** is 32 bits long.



Figure 6-42. vexptefp—Log₂ Estimate Floating-Point for Four Floating-Point Elements (32-Bit)

vmaddfp

vmaddfp

Vector Multiply Add Floating Point



Each single-precision floating-point word element in vA is multiplied by the corresponding single-precision floating-point word element in vC. The corresponding single-precision floating-point word element in vB is added to the product. The result is rounded to the nearest single-precision floating-point number and placed into the corresponding word element of vD.

Note that a vector multiply floating-point instruction is not provided. The effect of such an instruction can be obtained by using **vmaddfp** with **v**B containing the value -0.0 ($0x8000_{-}0000$) in each of its four single-precision floating-point word elements. (The value must be -0.0, not +0.0, in order to obtain the IEEE-conforming result of -0.0 when the result of the multiplication is -0.)

Other registers altered:

• None

If VSCR[NJ] = 1, every denormalized operand element is truncated to a 0 of the same sign before the operation is carried out, and each denormalized result element truncates to a 0 of the same sign. Figure 6-43 shows the usage of the **vmaddfp** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-43. vmaddfp—Multiply-Add Four Floating-Point Elements (32-Bit)

Vr Vec	naxfp	vmaxfp			
vma	nxfp	vD,vA,	vВ		Form: VX
	04	vD	vA	vВ	1034
0	5	6 10	11 15	16 20	21 31
	do i=0 to	b 127 by 32			
	if (v t	$(\mathbf{v}_{A})_{i:i+31} \geq_{fp} (\mathbf{v}_{b})_{i:i+31} \leftarrow \mathbf{v}_{D_{i:i+31}} \leftarrow \mathbf{v}_{D_{i+31}} \leftarrow \mathbf{v}_{D_{i+$	/ B) _{i:i+31} - (v A) _{i:i+31} - (v B) _{i:i+31}		
	end				

Each single-precision floating-point word element in vA is compared to the corresponding single-precision floating-point word element in vB. The larger of the two single-precision floating-point values is placed into the corresponding word element of vD.

The maximum of +0 and -0 is +0. The maximum of any value and a NaN is a QNaN.

Other registers altered:

• None

Figure 6-44 shows the usage of the **vmaxfp** instruction. Each of the four elements in the vectors, vA, vB, and vD, is 32 bits long.



Figure 6-44. vmaxfp—Maximum of Four Floating-Point Elements (32-Bit)

vmaxsb

vmaxsb

Vector Maximum Signed Byte

vmax	xsb	v D, v A	∧,vB			Form: VX
	04	vD	vA	vB	258	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	o 127 by 8				
	if (t t	$(\mathbf{v}_{A})_{i:i+7} \geq_{si} (\mathbf{v}_{b})_{i:i+7} \leftarrow$ when $\mathbf{v}_{D_{i:i+7}} \leftarrow$	rB) _{i:i+7} - (v A) _{i:i+7} - (v B) _{i:i+7}			
	end					

Each element of **vmaxsb** is a byte.

Each signed-integer element in vA is compared to the corresponding signed-integer element in vB. The larger of the two signed-integer values is placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-45 shows the usage of the **vmaxsb** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-45. vmaxsb—Maximum of Sixteen Signed Integer Elements (8-Bit)

vmaxsh vmaxsh Vector Maximum Signed Half Word vmaxsh vD,vA,vB Form: VX 04 vВ 322 vD **v**Α 0 56 10 11 15 16 20 21 31 do i=0 to 127 by 16 if $(\mathbf{v}A)_{i:i+7} \geq_{si} (\mathbf{v}B)_{i:i+15}$ then $\mathbf{v}_{D_{i:i+15}} \leftarrow (\mathbf{v}_{A})_{i:i+15}$ else \mathbf{v} D_{i:i+15} \leftarrow (\mathbf{v} B)_{i:i+15} end

Each element of **vmaxsh** is a half word.

Each signed-integer element in vA is compared to the corresponding signed-integer element in vB. The larger of the two signed-integer values is placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-46 shows the usage of the **vmaxsh** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits longlong.



Figure 6-46. vmaxsh—Maximum of Eight Signed Integer Elements (16-Bit)

vmaxsw

vmaxsw

Vector Maximum Signed Word

vma	IXSW	vD,vA,	vВ			Form: VX
	04	vD	vA	vВ	386	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 32				
	if (v t		v B) _{i:i+31} - (v A) _{i:i+31} - (v B) _{i:i+31}			
	end					

Each element of **vmaxsw** is a word.

Each signed-integer element in vA is compared to the corresponding signed-integer element in vB. The larger of the two signed-integer values is placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-47 shows the usage of the **vmaxsw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-47. vmaxsw—Maximum of Four Signed Integer Elements (32-Bit)

vmaxub

vmaxub

Vector Maximum Signed Byte

vma	xub		vD,vA,	vB				Form: VX
	04		vD	vA		vВ	2	
0	Ę	56	10	11 15	5 16	20	21	31
	do i=0 t	o 127	by 8					
	if (v A) _{i:i} then v else v	₊₇ ≥ _{ui} (v E <i>p</i> D _{i:i+7} ← <i>p</i> D _{i:i+7} ←	B) _{i:i+7} (v A) _{i:i+7} (v B) _{i:i+7}				
	end							

Each element of **vmaxub** is a byte.

Each unsigned-integer element in vA is compared to the corresponding unsigned-integer element in vB. The larger of the two unsigned-integer values is placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-48 shows the usage of the **vmaxub** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.



Figure 6-48. vmaxub—Maximum of Sixteen Unsigned Integer Elements (8-Bit)

vmaxuh

vmaxuh

Vector Maximum Unsigned Half Word

vma	xuh	vD,vA	vВ			Form: VX
	04	vD	vA	vВ	66	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 16				
	if (v . t	$\begin{array}{llllllllllllllllllllllllllllllllllll$	rB) _{i:i+15} - (v A) _{i:i+15} - (v B) _{i:i+15}			
	end					

Each element of **vmaxuh** is a half word.

Each unsigned-integer element in vA is compared to the corresponding unsigned-integer element in vB. The larger of the two unsigned-integer values is placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-49 shows the usage of the **vmaxuh** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits long.



Figure 6-49. vmaxuh—Maximum of Eight Unsigned Integer Elements (16-Bit)

vmaxuw

vmaxuw

Vector Maximum Unsigned Word

vma	axuw	vD,vA,	vВ			Form: VX
	04	vD	vA	vВ	130	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 32				
	if (v t e	$ \begin{array}{l} (\mathbf{x})_{i:i+31} \geq_{ui} (\mathbf{x})_{i:i+31} \leftarrow \\ \text{hen } \mathbf{v}_{D_{i:i+31}} \leftarrow \\ \text{lse } \mathbf{v}_{D_{i:i+31}} \leftarrow \end{array} $	rB) _{i:i+31} - (v A) _{i:i+31} - (v B) _{i:i+31}			
	end					

Each element of **vmaxuw** is a word.

Each unsigned-integer element in vA is compared to the corresponding unsigned-integer element in vB. The larger of the two unsigned-integer values is placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-50 shows the usage of the **vmaxuw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-50. vmaxuw—Maximum of Four Unsigned Integer Elements (32-Bit)

vmhaddshs

vmhaddshs

Vector Multiply High and Add Signed Half Word Saturate

vmha	addshs	vD,vA,vB	,vC			Form: VA
	04	vD	vA	vВ	vC	32
0	5	6 10	11 15	16 20	21 25	26 31
	do i=0 to	127 by 16				
	prod ₀ temp v D _{i:i}	:31← (v A) _{i:i+1} 0:16← prod _{0:16} i+15← SItoSIsa	$5 *_{si} (\mathbf{v}B)_{i:i}$ $5 +_{int} SignExt$ at(temp _{0:16} ,10	+15 cend((v C) _{i:i+1} 5)	₅ ,17)	
	end					

Each signed-integer half word element in vA is multiplied by the corresponding signed-integer half word element in vB, producing a 32-bit signed-integer product. Bits 0-16 of the intermediate product are added to the corresponding signed-integer half-word element in vC after they have been sign extended to 17-bits. The 16-bit saturated result from each of the eight 17-bit sums is placed in register vD.

If the intermediate result is greater than $(2^{15}-1)$ it saturates to $(2^{15}-1)$ and if it is less than (-2^{15}) it saturates to (-2^{15}) .

The signed-integer result is placed into the corresponding half-word element of vD.

Other registers altered:

- Vector status and control register (VSCR):
 - Affected: SAT

Figure 6-51 shows the usage of the **vmhaddshs** instruction. Each of the eight elements in the vectors, **v**A, **v**B, **v**C, and **v**D, is 16 bits long.





vmhraddshs

vmhraddshs

Vector Multiply High Round and Add Signed Half Word Saturate

vmh	raddshs	vD,vA,vB	,vC			Form: VA	
	04	vD	vA	vВ	vC	33	
0	5	6 10	11 15	16 20	21 25	26 31	
	do i=0 to	127 by 16					
	prod_0	$:_{31} \leftarrow (\mathbf{v} \mathbb{A})_{\texttt{i:i+}}$	-15 * _{si} (v B) _i :	i+15			
	$prod_{0:31} \leftarrow prod_{0:31} +_{int} 0x0000_4000$ $temp_{0:16} \leftarrow prod_{0:16} +_{int} SignExtend((\mathbf{v}C)_{i:i+15}, 17)$						
	(v D) _i	$:_{i+15} \leftarrow SItoSI$	Isat(temp _{0:16}	,16)			
	end						

Each signed integer halfword element in register vA is multiplied by the corresponding signed integer halfword element in register vB, producing a 32-bit signed integer product. The value $0x0000_4000$ is added to the product, producing a 32-bit signed integer sum. Bits 0-16 of the sum are added to the corresponding signed integer halfword element in register vD.

If the intermediate result is greater than $(2^{15}-1)$ it saturates to $(2^{15}-1)$ and if it is less than (-2^{15}) it saturates to (-2^{15}) .

The signed integer result is and placed into the corresponding halfword element of register vD.

Figure 6-52 shows the usage of the **vmhraddshs** instruction. Each of the eight elements in the vectors, **v**A, **v**B, **v**C, and **v**D, is 16 bits long.



Figure 6-52. vmhraddshs—Multiply-High Round and Add Eight Signed Integer Elements (16-Bit)
vminfp

vminfp

Vector Minimum Floating Point

vmir	ıfp	vD,vA,	vВ			Form: VX
	04	vD	vA	vВ	1098	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 32				
	if (v t e		v B) _{i:i+31} - (v A) _{i:i+31} - (v B) _{i:i+31}			
	end					

Each single-precision floating-point word element in register vA is compared to the corresponding single-precision floating-point word element in register vB. The smaller of the two single-precision floating-point values is placed into the corresponding word element of register vD.

The minimum of + 0.0 and - 0.0 is - 0.0. The minimum of any value and a NaN is a QNaN.

If VSCR[NJ] = 1, every denormalized operand element is truncated to 0 before the comparison is made.

Figure 6-53 shows the usage of the **vminfp** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-53. vminfp—Minimum of Four Floating-Point Elements (32-Bit)

vminsb vr Vector Minimum Signed Byte vD,vA,vB vminsb vD,vA,vB 0 5 6 10 11 15 16 20 21

do i=0 to 127 by 8 if $(\mathbf{v}A)_{i:i+7} <_{si} (\mathbf{v}B)_{i:i+7}$ then $\mathbf{v}D_{i:i+7} \leftarrow (\mathbf{v}A)_{i:i+7}$ else $\mathbf{v}D_{i:i+7} \leftarrow (\mathbf{v}B)_{\mathbf{i:i+7}}$ end

Each element of **vminsb** is a byte.

Each signed-integer element in vA is compared to the corresponding signed-integer element in vB. The larger of the two signed-integer values is placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-54 shows the usage of the **vminsb** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.



Figure 6-54. vminsb—Minimum of Sixteen Signed Integer Elements (8-Bit)

vminsb

Form: VX

31

vminsh

vminsh

Vector Minimum Signed Half Word

vmiı	nsh	vD,vA	,vB			Form: VX
	04	vD	vA	vВ	834	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 16				
	if (v . t	$ \begin{array}{l} \text{(a)}_{i:i+15} <_{si} & \text{(v)}_{i:i+15} \\ \text{hen } v D_{i:i+15} \\ \text{lse } v D_{i:i+15} \\ \end{array} $	3) _{i:i+15} - (v A) _{i:i+15} - (v B) _{i:i+15}			
	end					

Each element of **vminsh** is a half word.

Each signed-integer element in vA is compared to the corresponding signed-integer element in vB. The larger of the two signed-integer values is placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-55 shows the usage of the **vminsh** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits long.



Figure 6-55. vminsh—Minimum of Eight Signed Integer Elements (16-Bit)

vminsw

vminsw

Vector Minimum Signed Word

vmi	nsw	vD,vA	vВ			Form: VX
	04	vD	vA	vВ	898	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 32				
	if (v t	$(\mathbf{x})_{i:i+31} <_{si} (\mathbf{v})_{i:i+31} \leftarrow$ hen $\mathbf{v}_{D_{i:i+31}} \leftarrow$ lse $\mathbf{v}_{D_{i:i+31}} \leftarrow$	rB) _{i:i+31} - (v A) _{i:i+31} - (v B) _{i:i+31}			
	end					

Each element of **vminsw** is a word.

Each signed-integer element in vA is compared to the corresponding signed-integer element in vB. The larger of the two signed-integer values is placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-56 shows the usage of the **vminsw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-56. vminsw—Minimum of Four Signed Integer Elements (32-Bit)

vminub

vminub

Vector Minimum Unsigned Byte

nub	vD,vA,	vВ		Form: VX
04	vD	vA	vВ	514
$\frac{1}{5}$	6 10	11 15	16 20	21 31
if (vi tl	A) _{i:i+7} $<_{ui}$ (v hen v D _{i:i+7} \leftarrow lse v D _{i:i+7} \leftarrow	3) _{i:i+7} (v A) _{i:i+7} (v B) i:i+7		
	04 5 do i=0 to if (v t end	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Each element of **vminub** is a byte.

Each unsigned-integer element in vA is compared to the corresponding unsigned-integer element in vB. The larger of the two unsigned-integer values is placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-57 shows the usage of the **vminub** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-57. vminub—Minimum of Sixteen Unsigned Integer Elements (8-Bit)

vminuh Vector Minimum Unsigned Half Word vminuh vD,vA,vB Form: VX 04 vВ 578 vD **v**Α 0 56 10 11 15 16 20 21 31 do i=0 to 127 by 16 if $(\mathbf{v}A)_{i:i+15} <_{ui} (\mathbf{v}B)_{i:i+15}$ then $\mathbf{v}D_{i:i+15} \leftarrow (\mathbf{v}A)_{i:i+15}$ else \mathbf{v} D_{i:i+15} \leftarrow (\mathbf{v} B)_{i:i+15} end

Each element of **vminuh** is a half word.

Each unsigned-integer element in vA is compared to the corresponding unsigned-integer element in vB. The larger of the two unsigned-integer values is placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-58 shows the usage of the **vminuh** instruction. Each of the eight elements in the vectors, vA, vB, and vD, is 16 bits long.



Figure 6-58. vminuh—Minimum of Eight Unsigned Integer Elements (16-Bit)

vminuh

vminuw

vminuw

Vector Minimum Unsigned Word

vmiı	nuw	vD,vA,	vВ			Form: VX
	04	vD	vA	vВ	642	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 32				
	if (v t e	$\begin{array}{l} \text{A)}_{i:i+31} <_{ui} (\mathbf{v})_{i:i+31} \leftarrow \\ \text{hen } \mathbf{v}_{D_{i:i+31}} \leftarrow \\ \text{lse } \mathbf{v}_{D_{i:i+31}} \leftarrow \end{array}$	v B) _{i:i+31} - (v A) _{i:i+31} - (v B) _{i:i+31}			
	end					

Each element of **vminuw** is a word.

Each unsigned-integer element in vA is compared to the corresponding unsigned-integer element in vB. The larger of the two unsigned-integer values is placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-59 shows the usage of the **vminuw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-59. vminuw—Minimum of Four Unsigned Integer Elements (32-Bit)

vmladduhm

vmladduhm

Vector Multiply Low and Add Unsigned Half Word Modulo



Each integer half-word element in vA is multiplied by the corresponding integer half-word element in vB, producing a 32-bit integer product. The product is added to the corresponding integer half-word element in vC. The integer result is placed into the corresponding half-word element of vD.

Note that **vmladduhm** can be used for unsigned or signed integers.

Other registers altered:

• None

Figure 6-60 shows the usage of the **vmladduhm** instruction. Each of the eight elements in the vectors, **v**A, **v**B, **v**C, and **v**D, is 16 bits long.



Figure 6-60. vmladduhm—Multiply-Add of Eight Integer Elements (16-Bit)

vmrghb

vmrghb

Vector Merge High Byte

vmr	ghb	vD,vA	,vB			Form: VX
	04	vD	vA	vВ	12	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	63 by 8				
	v D _{i*2} :	$(i*2)+15 \leftarrow (\mathbf{v})$	$(\mathbf{v}_{B})_{1:1+7} \parallel (\mathbf{v}_{B})$	i:i+7		
	end					

Each element of **vmrghb** is a byte.

The elements in the high-order half of vA are placed, in the same order, into the even-numbered elements of vD. The elements in the high-order half of vB are placed, in the same order, into the odd-numbered elements of vD.

Other registers altered:

• None

Figure 6-61 shows the usage of the **vmrghb** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.



Figure 6-61. vmrghb—Merge Eight High-Order Elements (8-Bit)

vmrghh

vmrghh

Vector Merge High Half word

vmr	ghh	vD,vA	,vB			Form: VX
	04	vD	vA	vВ	76	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	o 63 by 16				
	v D _{i*2} :	$(i*2)+31 \leftarrow (\mathbf{v})$	A) _{i:i+15} (v B) _{i:i+15}		
	end					

Each element of **vmrghh** is a half word.

The elements in the high-order half of vA are placed, in the same order, into the even-numbered elements of vD. The elements in the high-order half of vB are placed, in the same order, into the odd-numbered elements of vD.

Other registers altered:

• None

Figure 6-62 shows the usage of the **vmrghh** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits long.



Figure 6-62. vmrghh—Merge Four High-Order Elements (16-Bit)

vmrghw

vmrghw

Vector Merge High Word

vmr	ghw	vD,v	A, v B				Form: VX
	04	vD	vA	VE	3	140	
0	5	6	10 11	15 16	20	21	31
	do i=0 to	63 by 32					
	v D _{i*2}	:(i*2)+63 ← (v A) _{i:i+31} ∥ (v B) _{i:i+31}			
	end						

Each element of **vmrghw** is a word.

The elements in the high-order half of vA are placed, in the same order, into the even-numbered elements of vD. The elements in the high-order half of vB are placed, in the same order, into the odd-numbered elements of vD.

Other registers altered:

• None

Figure 6-63 shows the usage of the **vmrghw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-63. vmrghw—Merge Four High-Order Elements (32-Bit)

Vľ Vec	nrglb tor Merge Lo	vmrglb			
vmi	glb	vD,vA,	vВ		Form: VX
	04	vD	vA	vВ	268
0	5	6 10	11 15	16 20	21 31
	do i=0 to	63 by 8			
	\mathbf{v} D _{i*2} :	$(i*2)+15 \leftarrow (\mathbf{v}A)$.) _{i+64:i+71} (v B) _{i+64} :i+71	
	end				

Each element offer **vmrglb** is a byte.

The elements in the low-order half of vA are placed, in the same order, into the even-numbered elements of vD. The elements in the low-order half of vB are placed, in the same order, into the odd-numbered elements of vD.

Other registers altered:

• None

Figure 6-64 shows the usage of the **vmrglb** instruction. Each of the sixteen elements in the vectors, vA, vB, and vD, is 8 bits long.



Figure 6-64. vmrglb—Merge Eight Low-Order Elements (8-Bit)

vmrglh

vmrglh

Vector Merge Low Half Word

vmr	glh	vD,vA	,vB			Form: VX
	04	vD	vA	vВ	332	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	63 by 16				
	v D _{i*2} :	$(i*2)+31 \leftarrow (\mathbf{v})$	A) _{i+64:i+79} (v B) _{i+64} :i+79		
	end					

Each element of **vmrglh** is a half word.

The elements in the low-order half of vA are placed, in the same order, into the even-numbered elements of vD. The elements in the low-order half of vB are placed, in the same order, into the odd-numbered elements of vD.

Other registers altered:

• None

Figure 6-65 shows the usage of the **vmrglh** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits long.



Figure 6-65. vmrglh—Merge Four Low-Order Elements (16-Bit)

Vľ Vec	nrglw tor Merge Lo	vmrglw			
vmr	glw	vD,vA,	vВ		Form: VX
	04	vD	vA	vВ	396
0	5	6 10	11 15	16 20	21 31
	do i=0 to	63 by 32			
	v D _{i*2} :	$(i*2)+63 \leftarrow (\mathbf{v})$	$()_{i+64:i+95} \parallel ($	v B) _{i+64} :i+95	
	end				

Each element of **vmrglw** is a word.

The elements in the low-order half of vA are placed, in the same order, into the even-numbered elements of vD. The elements in the low-order half of vB are placed, in the same order, into the odd-numbered elements of vD.

Other registers altered:

• None

Figure 6-66 shows the usage of the **vmrglw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-66. vmrglw—Merge Four Low-Order Elements (32-Bit)

vmsummbm

vmsummbm

Vector Multiply Sum Mixed-Sign Byte Modulo

vmsi	ummbm	vD,vA,vB,	vC			Form: VA
	04	vD	vA	vВ	vC	37
0	5	6 10	11 15	16 20	21 25	26 31
	do i=0 to	127 by 32				
	temp ₀ do j	$\mathbf{x}_{31} \leftarrow (\mathbf{v}_{C})_{i:i+}$ =0 to 31 by 8	31			
	p: t: e:	$rod_{0:15} \leftarrow (\mathbf{v}A)$ $emp_{0:31} \leftarrow temp$ nd) _{i+j:i+j+7} *sui 20:31 + _{int} Sig	(v B) _{i+j:i+j+7} mExtend(prod	7 . _{0:15} ,32)	
	\mathbf{v} D _{i:i+}	$_{31} \leftarrow \text{temp}_{0:31}$				
	end					

For each word element in vC the following operations are performed in the order shown.

- Each of the four signed-integer byte elements contained in the corresponding word element of vA is multiplied by the corresponding unsigned-integer byte element in vB, producing a signed-integer 16-bit product.
- The signed-integer modulo sum of these four products is added to the signed-integer word element in vC.
- The signed-integer result is placed into the corresponding word element of vD.

Other registers altered:

• None

Figure 6-67 shows the usage of the **vmsummbm** instruction. Each of the sixteen elements in the vectors, **v**A, and **v**B, are 8 bits long. Each of the four elements in the vectors, **v**C and **v**D are 32 bits long.



Figure 6-67. vmsummbm—Multiply-Sum of Integer Elements (8-Bit to 32-Bit)

vmsumshm

vmsumshm

Vector Multiply Sum Signed Half Word Modulo

vms	umshm	vD,vA,vB,	vС			Form: VA
	04	vD	vA	vВ	vC	40
0	5	6 10	11 15	16 20	21 25	26 31
	do i=0 to	127 by 32				
$temp_{0:31} \leftarrow (\mathbf{v}C)_{i:i+31}$ do j=0 to 31 by 16						
	p: t v	$rod_{0:31} \leftarrow (\mathbf{v}A)$ $emp_{0:31} \leftarrow temp_{D_{1:1+31}} \leftarrow temp_{0}$) _{i+j:i+j+15} *si P _{0:31} + _{int} pro P 0:31	(v B) _{i+j:i+j+1} pd _{0:31}	-5	
	end					
	end					

For each word element in vC the following operations are performed in the order shown.

- Each of the two signed-integer half-word elements contained in the corresponding word element of vA is multiplied by the corresponding signed-integer half-word element in vB, producing a signed-integer 32-bit product.
- The signed-integer modulo sum of these two products is added to the signed-integer word element in vC.
- The signed-integer result is placed into the corresponding word element of vD.

Other registers altered:

• None

Figure 6-68 shows the usage of the **vmsumshm** instruction. Each of the eight elements in the vectors, **v**A, and **v**B, are 16 bits long. Each of the four elements in the vectors, **v**C and **v**D are 32 bits long.



Figure 6-68. vmsumshm—Multiply-Sum of Signed Integer Elements (16-Bit to 32-Bit)

vmsumshs

vmsumshs

Vector Multiply Sum Signed Half Word Saturate

vms	umshs	vD,vA,vB,	vC			Form: VA				
	04	vD	vA	vВ	vC	41				
0	5	6 10	11 15	16 20	21 25	26 31				
	do i=0 to	127 by 32								
	$temp_{0:33} \leftarrow SignExtend((vC)_{i:i+31}, 34)$ do j=0 to 31 by 16									
	p t v	$prod_{0:31} \leftarrow (\mathbf{v}A)_{i+j:i+j+15} *_{si} (\mathbf{v}B)_{i+j:i+j+15}$ $temp_{0:33} \leftarrow temp_{0:33} +_{int} SignExtend(prod_{0:31}, 34)$ $\mathbf{v}D_{i:i+31} \leftarrow SItoSIsat(temp_{0:33}, 32)$								
	end									
	end									

For each word element in vC the following operations are performed in the order shown.

- Each of the two signed-integer half-word elements in the corresponding word element of vA is multiplied by the corresponding signed-integer half-word element in vB, producing a signed-integer 32-bit product.
- The signed-integer sum of these two products is added to the signed-integer word element in vC.
- If this intermediate result is greater than $(2^{31}-1)$ it saturates to $(2^{31}-1)$ and if it is less than -2^{31} it saturates to -2^{31} .
- The signed-integer result is placed into the corresponding word element of vD.

Other registers altered:

• SAT

Figure 6-69 shows the usage of the **vmsumshs** instruction. Each of the eight elements in the vectors, **v**A, and **v**B, are 16 bits long. Each of the four elements in the vectors, **v**C and **v**D are 32 bits long.



vmsumubm

vmsumubm

Vector Multiply Sum Unsigned Byte Modulo

vms	umubm	vD,vA,vB,	,vC			Form: VA			
	04	vD	vA	vВ	vC	36			
0	5	6 10	11 15	16 20	21 25	26 31			
	do i=0 to temp ₀	127 by 32 $:_{31} \leftarrow (\mathbf{v}C)_{i:i+}$	31						
	do $j=0$ to 31 by 8								
	$prod_{0:15} \leftarrow (\mathbf{v}_{A})_{i+j:i+j+7} \text{`ui} (\mathbf{v}_{B})_{i+j:i+j+7}$ $temp_{0:32} \leftarrow temp_{0:32} + \text{int} \text{ZeroExtend}(prod_{0:15}, 32)$ $\mathbf{v}_{D_{i:i+31}} \leftarrow temp_{0:31}$								
	end								
	end								

For each word element in vC the following operations are performed in the order shown.

- Each of the four unsigned-integer byte elements contained in the corresponding word element of vA is multiplied by the corresponding unsigned-integer byte element in vB, producing an unsigned-integer 16-bit product.
- The unsigned-integer modulo sum of these four products is added to the unsigned-integer word element in vC.
- The unsigned-integer result is placed into the corresponding word element of vD.

Other registers altered:

• None

Figure 6-70 shows the usage of the **vmsumubm** instruction. Each of the sixteen elements in the vectors, **v**A, and **v**B, are 8 bits long. Each of the four elements in the vectors, **v**C and **v**D are 32 bits long.



Figure 6-70. vmsumubm—Multiply-Sum of Unsigned Integer Elements (8-Bit to 32-Bit)

vmsumuhm

vmsumuhm

Vector Multiply Sum Unsigned Half Word Modulo

vms	umuhm	vD,vA,vB,	vC			Form: VA
	04	vD	vA	vВ	vC	38
0	5	6 10	11 15	16 20	21 25	26 31
	do i=0 to	127 by 32				
$temp_{0:31} \leftarrow (\mathbf{v}C)_{i:i+31}$ do j=0 to 31 by 16						
	p: t v	$rod_{0:31} \leftarrow (\mathbf{v}A)$ $emp_{0:31} \leftarrow temp_{D_{1:1+31}} \leftarrow temp_{0}$) _{i+j} :i+j+15 *ui P _{0:31} + _{int} prc 2:33	(v B) _{i+j:i+j+1} pd _{0:31}	15	
	end					
	end					

For each word element in vC the following operations are performed in the order shown.

- Each of the two unsigned-integer half-word elements contained in the corresponding word element of vA is multiplied by the corresponding unsigned-integer half-word element in vB, producing a unsigned-integer 32-bit product.
- The unsigned-integer sum of these two products is added to the unsigned-integer word element in **v**C.
- The unsigned-integer result is placed into the corresponding word element of vD.

Other registers altered:

• None

Figure 6-71 shows the usage of the **vmsumuhm** instruction. Each of the eight elements in the vectors, **v**A, and **v**B, are 16 bits long. Each of the four elements in the vectors, **v**C and **v**D are 32 bits long.



Figure 6-71. vmsumuhm—Multiply-Sum of Unsigned Integer Elements (16-Bit to 32-Bit)

vmsumuhs

vmsumuhs

Vector Multiply Sum Unsigned Half Word Saturate

vms	umuhs	vD,vA,vB,	vC			Form: VA
	04	vD	vA	vВ	vC	39
0	5	6 10	11 15	16 20	21 25	26 31
do i=0 to 127 by 32 $temp_{0:33} \leftarrow ZeroExtend((\mathbf{v}C)_{i:i+31}, 34)$						
$prod_{0:31} \leftarrow (\mathbf{v}A)_{i+j:i+j+15} *_{ui} (\mathbf{v}B)_{i+j:i+j+15} \\ temp_{0:33} \leftarrow temp_{0:33} +_{int} ZeroExtend(p_{v}D_{i:i+31} \leftarrow UItoUIsat(temp_{0:33}, 32)$				(v B) _{i+j:i+j+1} oExtend(prod ₃₃ ,32)	.5 _{0:31} ,34)	
	end					
	end					

For each word element in vC the following operations are performed in the order shown.

- Each of the two unsigned-integer half-word elements contained in the corresponding word element of vA is multiplied by the corresponding unsigned-integer half-word element in vB, producing an unsigned-integer 32-bit product.
- The unsigned-integer sum of these two products is saturate-added to the unsigned-integer word element in vC.
- The unsigned-integer result is placed into the corresponding word element of vD.

Other registers altered:

• SAT

Figure 6-72 shows the usage of the **vmsumuhs** instruction. Each of the eight elements in the vectors, **v**A, and **v**B, are 16 bits long. Each of the four elements in the vectors, **v**C and **v**D are 32 bits long.



Figure 6-72. vmsumuhs—Multiply-Sum of Unsigned Integer Elements (16-Bit to 32-Bit)

vmulesb

vmulesb

Vector Multiply Even Signed Byte



Each even-numbered signed-integer byte element in vA is multiplied by the corresponding signed-integer byte element in vB. The eight 16-bit signed-integer products are placed, in the same order, into the eight half-words of vD.

Other registers altered:

• None

Figure 6-73 shows the usage of the **vmulesb** instruction. Each of the sixteen elements in the vectors, **v**A, and **v**B, is 8 bits long. Each of the eight elements in the vector **v**D, is 16 bits long.



Figure 6-73. vmulesb—Even Multiply of Eight Signed Integer Elements (8-Bit)

vmulesh

vmulesh

Vector Multiply Even Signed Half Word

vmu	llesh	vD,vA	,vB			Form: VX
	04	vD	vA	vB	840	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 32				
	prod ₀ v D _{i:i+}	$:_{31} \leftarrow (\mathbf{v}A)_{i:i+1}$ $:_{31} \leftarrow \operatorname{prod}_{0:31}$	5 * _{si} (v B) _{i:i}	+15		
	end					

Each even-numbered signed-integer half-word element in vA is multiplied by the corresponding signed-integer half-word element in vB. The four 32-bit signed-integer products are placed, in the same order, into the four words of vD.

Other registers altered:

• None

Figure 6-74 shows the usage of the **vmulesh** instruction. Each of the eight elements in the vectors, **v**A, and **v**B, is 16 bits long. Each of the four elements in the vector **v**D, is 32 bits long.



Figure 6-74. vmulesb—Even Multiply of Four Signed Integer Elements (16-Bit)

vmuleub

vmuleub

Vector Multiply Even Unsigned Byte



Each even-numbered unsigned-integer byte element in register vA is multiplied by the corresponding unsigned-integer byte element in register vB. The eight 16-bit unsigned-integer products are placed, in the same order, into the eight halfwords of register vD.

Other registers altered:

• None

Figure 6-75 shows the usage of the **vmuleub** instruction. Each of the sixteen elements in the vectors, **v**A, and **v**B, is 8 bits long. Each of the eight elements in the vector **v**D, is 16 bits long.



Figure 6-75. vmuleub—Even Multiply of Eight Unsigned Integer Elements (8-Bit)

vmuleuh

vmuleuh

Vector Multiply Even Unsigned Half Word



Each even-numbered unsigned-integer halfword element in register vA is multiplied by the corresponding unsigned-integer halfword element in register vB. The four 32-bit unsigned-integer products are placed, in the same order, into the four words of register vD.

Other registers altered:

• None

Figure 6-76 shows the usage of the **vmuleuh** instruction. Each of the eight elements in the vectors, **v**A, and **v**B, is 16 bits long. Each of the four elements in the vector **v**D, is 32 bits long.



Figure 6-76. vmuleuh—Even Multiply of Four Unsigned Integer Elements (16-Bit)

vmulosb

vmulosb

Vector Multiply Odd Signed Byte

vmu	losb	vD,vA	,vB		Fo	orm: VX
	04	vD	vA	vВ	264	
0	5	6 10	11 15	16 20	21	31
	do i=0 to) 127 by 16				
	prod ₀ v D _{i:i+}	:15← (v A) _{i+8:i} +15← prod _{0:15}	₊₁₅ * _{si} (v B) _{i+}	⊦8:i+15		
	end					

Each odd-numbered signed-integer byte element in $\mathbf{v}A$ is multiplied by the corresponding signed-integer byte element in $\mathbf{v}B$. The eight 16-bit signed-integer products are placed, in the same order, into the eight half-words of $\mathbf{v}D$.

Other registers altered:

• None

Figure 6-77 shows the usage of the **vmulosb** instruction. Each of the sixteen elements in the vectors, **v**A, and **v**B, is 8 bits long. Each of the eight elements in the vector **v**D, is 16 bits long.



Figure 6-77. vmulosb—Odd Multiply of Eight Signed Integer Elements (8-Bit)

vmulosh

vmulosh

Vector Multiply Odd Signed Half Word

vmu	llosh	vD,vA	,vB			Form: VX
	04	vD	vA	vВ	328	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 32				
	prod ₀ v D _{i:i4}	:31← (v A) _{i+16} : +31← prod _{0:31}	i+31 * _{si} (v B) ₁	i+16:i+31		
	end					

Each odd-numbered signed-integer half-word element in vA is multiplied by the corresponding signed-integer half-word element in vB. The four 32-bit signed-integer products are placed, in the same order, into the four words of vD.

Other registers altered:

• None

Figure 6-78 shows the usage of the **vmuleuh** instruction. Each of the eight elements in the vectors, **v**A, and **v**B, is 16 bits long. Each of the four elements in the vector **v**D, is 32 bits long.



Figure 6-78. vmuleuh—Odd Multiply of Four Unsigned Integer Elements (16-Bit)

vmuloub

vmuloub

Vector Multiply Odd Unsigned Byte



Each odd-numbered unsigned-integer byte element in vA is multiplied by the corresponding unsigned-integer byte element in vB. The eight 16-bit unsigned-integer products are placed, in the same order, into the eight half-word s of vD.

Other registers altered:

• None

Figure 6-79 shows the usage of the **vmuloub** instruction. Each of the sixteen elements in the vectors, **v**A, and **v**B, is 8 bits long. Each of the eight elements in the vector **v**D, is 16 bits long.



Figure 6-79. vmuloub—Odd Multiply of Eight Unsigned Integer Elements (8-Bit)

vmulouh

vmulouh

Vector Multiply Odd Unsigned Half Word



Each odd-numbered unsigned-integer half-word element in vA is multiplied by the corresponding unsigned-integer half-word element in vB. The four 32-bit unsigned-integer products are placed, in the same order, into the four words of vD.

Other registers altered:

• None

Figure 6-80 shows the usage of the **vmulouh** instruction. Each of the eight elements in the vectors, **v**A, and **v**B, is 16 bits long. Each of the four elements in the vector **v**D, is 32 bits long.



Figure 6-80. vmulouh—Odd Multiply of Four Unsigned Integer Elements (16-Bit)

vnmsubfp

vnmsubfp

Vector Negative Multiply-Subtract Floating Point

vnm	subfp	V	vD,vA,vC,	vВ			Form: VA
	04		vD	vA	vВ	vC	47
0	5	6	10	11 15	16 20	21 25	26 31
	do i=0 to	o 127	by 32				
	v D _{i:i}	+31 ←	-RndToNe	earFP32(((v A)) _{i:i+31} * _{fp} (v	C) _{i:i+31}) - _{fp}	(v B) _{i:i+31})
	end						

Each single-precision floating-point word element in vA is multiplied by the corresponding single-precision floating-point word element in vC. The corresponding single-precision floating-point word element in vB is subtracted from the product. The sign of the difference is inverted. The result is rounded to the nearest single-precision floating-point number and placed into the corresponding word element of vD.

Note that only one rounding occurs in this operation. Also note that a QNaN result is not negated.

Other registers altered:

• None

Figure 6-81 shows the usage of the **vnmsubfp** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.





V r Vect	/NOT ector Logical NOR									
vno	r		vD,vA,	vВ						Form: VX
	04	v	<i>i</i> D		vA		v В		1284	
0	5	6	10	11	15	16	20	21		31
	\mathbf{v} D $\leftarrow \neg(\mathbf{v}$	7 A) (v B))							

The contents of vA are bitwise ORed with the contents of vB and the complemented result is placed into vD.

Other registers altered:

• None

Simplified mnemonics:

vnot vD, **v**S equivalent to **vnor v**D, **v**S, **v**S

Figure 6-82 shows the usage of the **vnor** instruction.



Figure 6-82. vnor—Bitwise NOR of 128-bit Vector

vor vor Vector Logical OR vD,vA,vB Form: VX vor 04 vD **v**Α vВ 1156 0 56 10 11 15 16 20 21 31

 \mathbf{v} D \leftarrow (\mathbf{v} A) | (\mathbf{v} B)

The contents of vA are ORed with the contents of vB and the result is placed into vD. Other registers altered:

Simplified mnemonics:

vmr vD, vS

equivalent to **vor vD**, **vS**, **vS**

Figure 6-83 shows the usage of the **vor** instruction.



Figure 6-83. vor—Bitwise OR of 128-bit Vector

Vp Vect	Vperm Vpern Vector Permute										
vper	m	vD,vA,vB,	vC			Form: VA					
	04	vD	vA	vВ	vC	43					
0	5 temp _{0:255} do i=0 to	$\begin{array}{c} 6 & 10 \\ \leftarrow (\mathbf{v}\mathbf{A}) \parallel (\mathbf{v}\mathbf{B}) \\ 0 & 127 \text{ by } 8 \end{array}$	11 15)	16 20	21 25	26 31					
	$b \leftarrow (\mathbf{v}C)_{i+3:i+7} \parallel 0b000$ $\mathbf{v}D_{i:i+7} \leftarrow temp_{b:b+7}$										
	end										

Let the source vector be the concatenation of the contents of vA followed by the contents of vB. For each integer i in the range 0-15, the contents of the byte element in the source vector specified in bits 3-7 of byte element i in vC are placed into byte element i of vD.

Other registers altered:

• None

Programming note: See the programming notes with the Load Vector for Shift Left and Load Vector for Shift Right instructions for examples of usage on the **vperm** instruction.

Figure 6-84 shows the usage of the **vperm** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, **v**C, and **v**D, is 8 bits long.



Figure 6-84. vperm—Concatenate Sixteen Integer Elements (8-Bit)

vpkpx

vpkj	px	vD,vA,	vВ			Form: VX			
	04	vD	vA	vВ	782				
0	5	6 10	11 15	16 20	21	31			
	do i=0 to	63 by 16							
	\mathbf{v} D _i \leftarrow	$-(\mathbf{v}A)_{i*2+7}$							
	$ \mathbf{v} \mathbf{D}_{i+1:i+5} \leftarrow (\mathbf{v} \mathbf{A})_{(i*2)+8:(i*2)+12} \mathbf{v} \mathbf{D}_{i+6:i+10} \leftarrow (\mathbf{v} \mathbf{A})_{(i*2)+16:(i*2)+20} $								
	$\mathbf{v}_{D_{i+11:i+15}} \leftarrow (\mathbf{v}_{A}) ((i^{(i+2)+24:(i^{(i+2)+28})})$								
	vD _{i+64} vD _{i+65}	(v B) _{(i*2)+7} :i+69← (v B) _{(i} ,	2)+8:(i*2)+12						
	v D ₁₊₇₀	:i+74← (v B)(i,	2)+16:(i*2)+20						
	v D ₁₊₇₅	:i+79← (v B) _{(i} ,	2)+24:(i*2)+28						

end

vpkpx

Vector Pack Pixel32

The source vector is the concatenation of the contents of vA followed by the contents of vB. Each 32-bit word element in the source vector is packed to produce a 16-bit half-word value as described below and placed into the corresponding half-word element of vD. A word is packed to 16 bits by concatenating, in order, the following bits.

- bit 7 of the first byte (bit 7 of the word)
- bits 0–4 of the second byte (bits 8–12 of the word)
- bits 0–4 of the third byte (bits 16–20 of the word)
- bits 0–4 of the fourth byte (bits 24–28 of the word)

Figure 6-85 shows which bits of the source word are packed to form the half word in the destination register.

	Source Word																														
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31

	vD Packed Half Word														
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
7	8	9	10	11	12	12	17	18	19	20	24	25	26	27	28

Figure 6-85. How a Word is Packed to a Half Word

AltiVec Technology Programming Environments Manual

Other registers altered:

• None

Programming note: Each source word can be considered to be a 32-bit pixel consisting of four 8-bit channels. Each target half-word can be considered to be a 16-bit pixel consisting of one 1-bit channel and three 5-bit channels. A channel can be used to specify the intensity of a particular color, such as red, green, or blue, or to provide other information needed by the application.

Figure 6-86 shows the usage of the **vpkpx** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-86. vpkpx—Pack Eight Elements (32-Bit) to Eight Elements (16-Bit)

vpkshss

vpkshss

Vector Pack Signed Half Word Signed Saturate



Let the source vector be the concatenation of the contents of vA followed by the contents of vB.

Each signed integer half-word element in the source vector is converted to an 8-bit signed integer. If the value of the element is greater than $(2^{7} - 1)$ the result saturates to $(2^{7} - 1)$ and if the value is less than -2^{7} the result saturates to -2^{7} . The result is placed into the corresponding byte element of **v**D.

Other registers altered:

• SAT

Figure 6-87 shows the usage of the **vpkshss** instruction. Each of the eight elements in the vectors, **v**A, and **v**B, is 16 bits long. Each of the sixteen elements in the vector **v**D, is 8 bits long.



Figure 6-87. vpkshss—Pack Sixteen Signed Integer Elements (16-Bit) to Sixteen Signed Integer Elements (8-Bit)

vpkshus

vpkshus

Vector Pack Signed Half Word Unsigned Saturate



Let the source vector be the concatenation of the contents of vA followed by the contents of vB.

Each signed integer half-word element in the source vector is converted to an 8-bit unsigned integer. If the value of the element is greater than $(2^8 - 1)$ the result saturates to $(2^8 - 1)$ and if the value is less than 0 the result saturates to 0. The result is placed into the corresponding byte element of **v**D.

Other registers altered:

• SAT

Figure 6-88 shows the usage of the **vpkshus** instruction. Each of the eight elements in the vectors, **v**A, and **v**B, is 16 bits long. Each of the sixteen elements in the vector **v**D, is 8 bits long.



Figure 6-88. vpkshus—Pack Sixteen Signed Integer Elements (16-Bit) to Sixteen Unsigned Integer Elements (8-Bit)
vpkswss

vpkswss

Vector Pack Signed Word Signed Saturate

vpks	SWSS	vD,vA	,vB			Form: VX
	04	vD	vA	vВ	462	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	63 by 16				
	$\mathbf{v}_{\text{D}_{i:i+}}$ $\mathbf{v}_{\text{D}_{i+64}}$	₁₅ ← SItoSIsat _{:i+79} ← SItoSI	t((v A) _{i*2} :(i*2) sat((v B) _{i*2} :(;	₎₊₃₁ ,16) i* ₂₎₊₃₁ ,16)		
	end					

Let the source vector be the concatenation of the contents of vA followed by the contents of vB.

Each signed integer word element in the source vector is converted to a 16-bit signed integer half word. If the value of the element is greater than $(2^{15} - 1)$ the result saturates to $(2^{15} - 1)$ and if the value is less than -2^{15} the result saturates to -2^{15} . The result is placed into the corresponding half-word element of **v**D.

Other registers altered:

• SAT

.

Figure 6-89 shows the usage of the **vpkswss** instruction. Each of the four elements in the vectors, **v**A, and **v**B, is 32 bits long. Each of the eight elements in the vector **v**D, is 16 bits long.





vpkswus

vpkswus

Vector Pack Signed Word Unsigned Saturate



Let the source vector be the concatenation of the contents of vA followed by the contents of vB.

Each signed integer word element in the source vector is converted to a 16-bit unsigned integer. If the value of the element is greater than $(2^{16} - 1)$ the result saturates to $(2^{16} - 1)$ and if the value is less than 0 the result saturates to 0. The result is placed into the corresponding half-word element of **v**D.

Other registers altered:

• SAT

Figure 6-90 shows the usage of the **vpkswus** instruction. Each of the four elements in the vectors, **v**A, and **v**B, is 32 bits long. Each of the eight elements in the vector **v**D, is 16 bits long.



Figure 6-90. vpkswus—Pack Eight Signed Integer Elements (32-Bit) to Eight Unsigned Integer Elements (16-Bit)

vpkuhum

vpkuhum

Vector Pack Unsigned Half Word Unsigned Modulo

vpku	ıhum		vD,vA,	vВ						Form: VX
	04		vD		vA		vВ		14	
0	5	6	10	11	15	16	20	21		31
	do i=0 to	63 b	oy 8							
	v D _{i:i+} v D _{i+64}	. ₇ ← (¶ ∷i+71 [←]	v A) _{(i*2)+8} - (v B) _{(i*}	:(i*2) 2)+8:(1	+15 i*2)+15					
	end									

Let the source vector be the concatenation of the contents of vA followed by the contents of vB.

The low-order byte of each half-word element in the source vector is placed into the corresponding byte element of **v**D.

Other registers altered:

• None

Figure 6-91 shows the usage of the **vpkuhum** instruction. Each of the eight elements in the vectors, **v**A, and **v**B, is 16 bits long. Each of the sixteen elements in the vector **v**D, is 8 bits long.



Figure 6-91. vpkuhum—Pack Sixteen Unsigned Integer Elements (16-Bit) to Sixteen Unsigned Integer Elements (8-Bit)

vpkuhus

vpkuhus

Vector Pack Unsigned Half Word Unsigned Saturate



Let the source vector be the concatenation of the contents of vA followed by the contents of vB.

Each unsigned integer half-word element in the source vector is converted to an 8-bit unsigned integer. If the value of the element is greater than $(2^8 - 1)$ the result saturates to $(2^8 - 1)$. The result is placed into the corresponding byte element of **v**D.

Other registers altered:

• SAT

Figure 6-92 shows the usage of the **vpkuhus** instruction. Each of the eight elements in the vectors, **v**A, and **v**B, is 16 bits long. Each of the sixteen elements in the vector **v**D, is 8 bits long.



Figure 6-92. vpkuhus—Pack Sixteen Unsigned Integer Elements (16-Bit) to Sixteen Unsigned Integer Elements (8-Bit)

vpkuwum

vpkuwum

Vector Pack Unsigned Word Unsigned Modulo



Let the source vector be the concatenation of the contents of vA followed by the contents of vB.

The low-order half-word of each word element in the source vector is placed into the corresponding half-word element of vD.

Other registers altered:

• None

Figure 6-93 shows the usage of the **vpkuwum** instruction. Each of the four elements in the vectors, **v**A, and **v**B, is 32 bits long. Each of the eight elements in the vector **v**D, is 16 bits long.



Figure 6-93. vpkuwum—Pack Eight Unsigned Integer Elements (32-Bit) to Eight Unsigned Integer Elements (16-Bit)

vpkuwus

vpkuwus

Vector Pack Unsigned Word Unsigned Saturate

vpk	uwus	vD,vA	,vB			Form: VX
	04	vD	vA	vВ	206	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	63 by 16				
	\mathbf{v} D _{i:i+} \mathbf{v} D _{i+64}	. ₁₅ ← UItoUIsat 	t((v A) _{i*2:(i*2} sat((v B) _{i*2:(}	₎₊₃₁ ,16) _{i*2)+31} ,16)		
	end					

Let the source vector be the concatenation of the contents of vA followed by the contents of vB.

Each unsigned integer word element in the source vector is converted to a 16-bit unsigned integer. If the value of the element is greater than $(2^{16} - 1)$ the result saturates to $(2^{16} - 1)$. The result is placed into the corresponding half-word element of **v**D.

Other registers altered:

• SAT

Figure 6-94 shows the usage of the **vpkuwus** instruction. Each of the four elements in the vectors, **v**A, and **v**B, is 32 bits long. Each of the eight elements in the vector **v**D, is 16 bits long.



Figure 6-94. vpkuwum—Pack Eight Unsigned Integer Elements (32-Bit) to Eight Unsigned Integer Elements (16-Bit)

vrefp

vrefp

Vector Reciprocal Estimate Floating Point

vrefp)		vD,	vВ					Form: VX
	04	vD			0_000		vВ	266	
0	5	6	10	11	15	16	20	21	31
	do i=0 to	127 by 32	2						
	$\mathbf{x} \leftarrow \mathbf{x}$	(v B) _{i:i+31}							
	v D _{i:i+}	$_{31} \leftarrow 1/x$							
	end								

The single-precision floating-point estimate of the reciprocal of each single-precision floating-point element in vB is placed into the corresponding element of vD.

For results that are not a +0, -0, $+\infty$, $-\infty$, or QNaN, the estimate has a relative error in precision no greater than one part in 4096, that is:

$$\left|\frac{\text{estimate} - 1/x}{1/x}\right| \le \frac{1}{4096}$$

where x is the value of the element in vB. Note that the value placed into the element of vD may vary between implementations, and between different executions on the same implementation.

Operation with various special values of the element in vB is summarized below in Table 6-7.

Table 6-7. Special Values of the Element in vB

Value	Result
-∞	-0
-0	-∞
+0	+∞
+∞	+0
NaN	QNaN

If VSCR[NJ] = 1, every denormalized operand element is truncated to a 0 of the same sign before the operation is carried out, and each denormalized result element truncates to a 0 of the same sign.

Other registers altered:

• None

Figure 6-95 shows the usage of the **vrefp** instruction. Each of the four elements in the vectors **vB** and **vD** is 32 bits long.



Figure 6-95. vrefp—Reciprocal Estimate of Four Floating-Point Elements (32-Bit)

vrfim

vrfim Vector Round to Floating-Point Integer toward Minus Infinity



Each single-precision floating-point word element in vB is rounded to a single-precision floating-point integer, using the rounding mode Round toward -Infinity, and placed into the corresponding word element of vD.

Other registers altered:

• None

Figure 6-96 shows the usage of the **vrfim** instruction. Each of the four elements in the vectors **v**B and **v**D is 32 bits long.



Figure 6-96. vrfim— Round to Minus Infinity of Four Floating-Point Integer Elements (32-Bit)

vrfin

vrfin

Vector Round to Floating-Point Integer Nearest



Each single-precision floating-point word element in vB is rounded to a single-precision floating-point integer, using the rounding mode Round to Nearest, and placed into the corresponding word element of vD.

Note the result is independent of VSCR[NJ].

Other registers altered:

• None

Figure 6-97 shows the usage of the **vrfin** instruction. Each of the four elements in the vectors **v**B and **v**D is 32 bits long.



Figure 6-97. vrfin—Nearest Round to Nearest of Four Floating-Point Integer Elements (32-Bit)

vrfip

Vector Round to Floating-Point Integer toward Plus Infinity



Each single-precision floating-point word element in vB is rounded to a single-precision floating-point integer, using the rounding mode Round toward +Infinity, and placed into the corresponding word element of vD.

If VSCR[NJ] = 1, every denormalized operand element is truncated to 0 before the comparison is made.

Other registers altered:

• None

Figure 6-98 shows the usage of the **vrfip** instruction. Each of the four elements in the vectors **v**B and **v**D is 32 bits long.



Figure 6-98. vrfip—Round to Plus Infinity of Four Floating-Point Integer Elements (32-Bit)

vrfiz

vrfiz

Vector Round to Floating-Point Integer toward Zero



Each single-precision floating-point word element in vB is rounded to a single-precision floating-point integer, using the rounding mode Round toward Zero, and placed into the corresponding word element of vD.

Note, the result is independent of VSCR[NJ].

Other registers altered:

• None

Figure 6-99 shows the usage of the **vrfiz** instruction. Each of the four elements in the vectors **vB** and **vD** is 32 bits long.



Figure 6-99. vrfiz—Round-to-Zero of Four Floating-Point Integer Elements (32-Bit)

vrlb

vrlb

Vector Rotate Left Integer Byte



Each element is a byte. Each element in vA is rotated left by the number of bits specified in the low-order 3 bits of the corresponding element in vB. The result is placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-100 shows the usage of the **vrlb** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.



Figure 6-100. vrlb—Left Rotate of Sixteen Integer Elements (8-Bit)

vrlh vrlh Vector Rotate Left Integer Half Word vrlh vD,vA,vB Form: VX 04 vВ 68 vD νA 0 56 10 11 15 16 20 21 31 do i=0 to 127 by 16 $sh \leftarrow (\mathbf{v}B)_{i+12:i+15}$ \mathbf{v} D_{i:i+15} \leftarrow ROTL((\mathbf{v} A)_{i:i+15}, sh) end

Each element is a half word

Each element in vA is rotated left by the number of bits specified in the low-order 4 bits of the corresponding element in vB. The result is placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-101 shows the usage of the **vrlh** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits long.



Figure 6-101. vrlh—Left Rotate of Eight Integer Elements (16-Bit)

vrlw

vrlw

Vector Rotate Left Integer Word

vrlw		vl	D,vA,	vВ						Form: VX
	04	vD		vA		v	В		132	
0	5	6	10	11	15	16	20	21		31
	do i=0 to	127 by	32							
	$\mathrm{sh} \leftarrow \mathbf{v}_{\mathrm{D}_{\mathrm{i:i+}}}$	$(\mathbf{v}_B)_{i+27}$: ₃₁ \leftarrow ROT	i+31 L((v A	A) _{i:i+31} ,sh)					
	end									

Each element is a word. Each element in vA is rotated left by the number of bits specified in the low-order 5 bits of the corresponding element in vB. The result is placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-102 shows the usage of the **vrlw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-102. vrlw—Left Rotate of Four Integer Elements (32-Bit)

vrsqrtefp

vrsqrtefp

Vector Reciprocal Square Root Estimate Floating Point



The single-precision estimate of the reciprocal of the square root of each single-precision element in vB is placed into the corresponding word element of vD. The estimate has a relative error in precision no greater than one part in 4096, as explained below:

$$\frac{\text{estimate } -1/\sqrt{x}}{1/\sqrt{x}} \le \frac{1}{4096}$$

where x is the value of the element in vB. Note that the value placed into the element of vD may vary between implementations and between different executions on the same implementation. Operation with various special values of the element in vB is summarized below in Table 6-8.

Value	Result	Value	Result
-∞	QNaN	+0	+∞
less than 0	QNaN	+∞	+0
-0	-∞	NaN	QNaN

Table 6-8. Special Values of the Element in vB

Other registers altered:

• None

Figure 6-103 shows the usage of the **vrsqrtefp** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-103. vrsqrtefp—Reciprocal Square Root Estimate of Four Floating-Point Elements (32-Bit)

vsel

vsel

Vector Conditional Select

vsel		vD,vA,vH	B,vC				Form: VA
	04	vD	vA		v В	vC	42
0	5	6 10	11	15 16	20	21 25	26 31
	do i=0 to	127					
	if (v else	$\begin{array}{c} \text{C}_{i} = 0 \text{ then } \mathbf{v}_{i}^{T} \\ \mathbf{v}_{D_{i}} \leftarrow (\mathbf{v}_{B})_{i} \end{array}$	$D_i \leftarrow (\mathbf{v}A)_i$				
	end						

For each bit in vC that contains the value 0, the corresponding bit in vA is placed into the corresponding bit of vD. For each bit in vC that contains the value 1, the corresponding bit in vB is placed into the corresponding bit of vD.

Other registers altered:

• None

Figure 6-104 shows the usage of the **vsel** instruction. Each of the vectors, **v**A, **v**B, **v**C, and **v**D, is 128 bits long.



Figure 6-104. vsel—Bitwise Conditional Select of Vector Contents(128-bit)

VS Vecto	or Shift Left					vsl
vsl		vD,vA,	vВ			Form: VX
	04	vD	vA	vВ	452	
0	5	6 10	11 15	16 20	21	31
	$\mathrm{sh} \leftarrow (\mathbf{v} \mathbb{B})$ $\mathrm{t} \leftarrow 1$ $\mathrm{do} \ \mathrm{i} = 0$) _{125:127} to 127 by 8				
	$t \leftarrow t$ if t else	t & ((\mathbf{v} B)i+5:: = 1 then \mathbf{v} D \leftarrow \mathbf{v} D \leftarrow undefine	i+7 = sh) - (v A) << _{ui} s ed	h		
	end					

The contents of vA are shifted left by the number of bits specified in vB[125–127]. Bits shifted out of bit 0 are lost. Zeros are supplied to the vacated bits on the right. The result is placed into vD.

The contents of the low-order three bits of all byte elements in vB must be identical to vB[125–127]; otherwise the value placed into vD is undefined.

Other registers altered:

• None

Figure 6-105 shows the usage of the vsl instruction.



Figure 6-105. vsl—Shift Bits Left in Vector (128-Bit)

vslb

vslb

Vector Shift Left Integer Byte

vslb		v	D, v A,	vВ					I	Form: VX
	04	vD			vA		vВ		260	
0	5	6	10	11	15	16	20	21		31
	do i=0 to	127 by	8							
	$\mathrm{sh} \leftarrow \mathbf{v}_{\mathrm{D}_{\mathrm{i:i+}}}$	$(\mathbf{v} \mathbb{B})_{i+5})_{7} \leftarrow (\mathbf{v} \mathbb{A})_{7}$:i+7) _{i:i+7}	<< _{ui}	sh					
	end									

Each element is a byte. Each element in $\mathbf{v}A$ is shifted left by the number of bits specified in the low-order 3 bits of the corresponding element in $\mathbf{v}B$. Bits shifted out of bit 0 of the element are lost. Zeros are supplied to the vacated bits on the right. The result is placed into the corresponding element of $\mathbf{v}D$.

Other registers altered:

• None

Figure 6-106 shows the usage of the **vslb** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.



Figure 6-106. vslb—Shift Bits Left in Sixteen Integer Elements (8-Bit)

vsldoi

vsldoi

Vector Shift Left Double by Octet Immediate

vsld	loi	vD, vA, vB, S	HB				Form: VA
	04	vD	vA	vВ	0	SH	44
0	5	6 10	11 15	16 2) 21	22 25	26 31
	\mathbf{v} D \leftarrow ((\mathbf{v}	A) (v B)) <<	_{ui} (SHB 0b0	00)			

Let the source vector be the concatenation of the contents of vA followed by the contents of vB. Bytes SHB:SHB+15 of the source vector are placed into vD.

Other registers altered:

• None

Figure 6-107 shows the usage of the **vsldoi** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.



Figure 6-107. vsldoi—Shift Left by Bytes Specified

vslh

vslh

Vector Shift Left Integer Half Word



Each element is a half word. Each element in $\mathbf{v}A$ is shifted left by the number of bits specified in the low-order 4 bits of the corresponding element in $\mathbf{v}B$. Bits shifted out of bit 0 of the element are lost. Zeros are supplied to the vacated bits on the right. The result is placed into the corresponding element of $\mathbf{v}D$.

Other registers altered:

• None

Figure 6-108 shows the usage of the **vslh** instruction. Each of the eight elements in the vectors, $\mathbf{v}A$, $\mathbf{v}B$, and $\mathbf{v}D$, is 16 bits long.



Figure 6-108. vslh—Shift Bits Left in Eight Integer Elements (16-Bit)

vslo vslo Vector Shift Left by Octet vslo vD,vA,vB Form: VX 04 vВ 1036 vD νA 0 56 10 11 15 16 20 21 31 shb \leftarrow (**v**B)_{121:124} \mathbf{v} D \leftarrow (\mathbf{v} A) <<_{ui} (shb || 0b000)

The contents of vA are shifted left by the number of bytes specified in vB[121–124]. Bytes shifted out of byte 0 are lost. Zeros are supplied to the vacated bytes on the right. The result is placed into vD.

Other registers altered:

• None

Figure 6-109 shows the usage of the vslo instruction.



Figure 6-109. vslo—Left Byte Shift of Vector (128-Bit)

vslw

vslw

Vector Shift Left Integer Word

vslw		vD,vA	A, v B					Form: VX
	04	vD		vA		vВ	388	
0	5	6 10) 11	15	16	20	21	31
	do i=0 to	127 by 32						
	$\mathrm{sh} \leftarrow \mathbf{v}_{\mathrm{D}_{\mathrm{i:i+}}}$	$(\mathbf{v}B)_{i+27:i+31}$ $\mathbf{w}_{31} \leftarrow (\mathbf{v}A)_{i:i}$	+31 < <u< td=""><td>_i sh</td><td></td><td></td><td></td><td></td></u<>	_i sh				
	end							

Each element is a word. Each element in $\mathbf{v}A$ is shifted left by the number of bits specified in the low-order 5 bits of the corresponding element in $\mathbf{v}B$. Bits shifted out of bit 0 of the element are lost. Zeros are supplied to the vacated bits on the right. The result is placed into the corresponding element of $\mathbf{v}D$.

Other registers altered:

• None

Figure 6-110 shows the usage of the **vslw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-110. vslw—Shift Bits Left in Four Integer Elements (32-Bit)

VS Vec	spitb tor Splat By	te			vspltb
vspl	tb	vD,vB,UIN	ИM		Form: VX
	04	vD	UIMM	vB	524
0	5	6 10	11 15	16 20	21 31
	$b \leftarrow \text{UIMM}$ do i=0 to	1*8 5 127 by 8			
	v D _{i:i}	$_{+7} \leftarrow (\mathbf{v}_{B})_{b:b+7}$			
	end				

Each element of **vspltb** is a byte.

The contents of element UIMM in vB are replicated into each element of vD.

Other registers altered:

• None

Programming note: The vector splat instructions can be used in preparation for performing arithmetic for which one source vector is to consist of elements that all have the same value (for example, multiplying all elements of a vector register by a constant).

Figure 6-111 shows the usage of the **vspltb** instruction. Each of the sixteen elements in the vectors $\mathbf{v}\mathbf{B}$ and $\mathbf{v}\mathbf{D}$ is 8 bits long.



Figure 6-111. vspltb—Copy Contents to Sixteen Elements (8-Bit)

vsplth

vsplth

Vector Splat	Half Word
--------------	-----------

vsplth vD,vB,UIMM Form: VX 04 vD UIMM vВ 588 10 11 15 16 0 5 6 20 21 31 $b \leftarrow \text{UIMM*16}$ do i=0 to 127 by 16 \mathbf{v} D_{i:i+15} \leftarrow (\mathbf{v} B)_{b:b+15} end

Each element of **vsplth** is a half word.

The contents of element UIMM in vB are replicated into each element of vD.

Other registers altered:

• None

Programming note: The vector splat instructions can be used in preparation for performing arithmetic for which one source vector is to consist of elements that all have the same value (for example, multiplying all elements of a vector register by a constant).

Figure 6-112 shows the usage of the **vsplth** instruction. Each of the eight elements in the vectors **v**B and **v**D is 16 bits long.



Figure 6-112. vsplth—Copy Contents to Eight Elements (16-Bit)

vspltisb

vspltisb

Vector Splat Immediate Signed Byte

vspl	tisb			vD,	SIN	1M					For	n: VX
	04			vD			SIMM		0000_0		780	
0		5	6		10	11	15	16	20	21		31
	do i=0	to	127	by 8								
	v D	i∶i+	$_7 \leftarrow$	SignE	xtei	nd(S	SIMM,8)					
	end											

Each element of **vspltisb** is a byte.

The value of the SIMM field, sign-extended to the length of the element, is replicated into each element of **v**D.

Other registers altered:

• None

Figure 6-113 shows the usage of the **vspltisb** instruction. Each of the sixteen elements in the vector, **v**D, is 8 bits long.



Figure 6-113. vspltisb—Copy Value into Sixteen Signed Integer Elements (8-Bit)

vspltish

vspltish

Vector Splat Immediate Signed Half Word

vspl	tish	vD,S	SIMM				Form: VX
	04	vD	SIMM		0000_0	844	
0	5	6	10 11	15 16	20	21	31
	do i=0 to	o 127 by 16					
	v D _{i:i}	$_{+15} \leftarrow \texttt{SignE}$	xtend(SIMM,1	б)			
	end						

Each element of **vspltish** is a half word.

The value of the SIMM field, sign-extended to the length of the element, is replicated into each element of **v**D.

Other registers altered:

• None

Figure 6-114 shows the usage of the **vspltish** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits long.



Figure 6-114. vspltish—Copy Value to Eight Signed Integer Elements (16-Bit)

vspltisw

vspltisw

Vector Splat Immediate Signed Word

vspl	tisw			vD,	SIN	1M					Form	: VX
	04			vD			SIMM		0000_0		908	
0		5	6		10	11	15	16	20	21		31
	do i=0	to	127	by 32	2							
	\mathbf{v} D _j	l∶i+	₃₁ ←	Sign	Exte	end ((SIMM,32)					
	end											

Each element of **vspltisw** is a word.

The value of the SIMM field, sign-extended to the length of the element, is replicated into each element of **v**D.

Other registers altered:

• None

Figure 6-115 shows the usage of the **vspltisw** instruction. Each of the four elements in the vector, and **v**D, is 32 bits long.



Figure 6-115. vspltisw—Copy Value to Four Signed Elements (32-Bit)

vspltw

Vector Splat Word

vspltw

vsplt	W	vD,vB,UIN	ſМ			Form: VX
	04	vD	UIMM	vВ	652	
0	5	6 10	11 15	16 20	21	31
	$b \leftarrow UIMM^{2}$ do i=0 to	*32 127 by 32				
	\mathbf{v} D _{i:i+}	$_{31} \leftarrow (\mathbf{v}_{B})_{b:b+2}$	31			
	end					

Each element of **vspltw** is a word.

The contents of element UIMM in vB are replicated into each element of vD.

Other registers altered:

• None

Programming note: The Vector Splat instructions can be used in preparation for performing arithmetic for which one source vector is to consist of elements that all have the same value (for example, multiplying all elements of a Vector Register by a constant).

Figure 6-116 shows the usage of the **vspltw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-116. vspltw—Copy contents to Four Elements (32-Bit)

VS Vecto	ľ or Shift Rigł	ht				vsr
vsr		vD,vA	,vB			Form: VX
	04	vD	vA	vВ	708	
0	$\begin{array}{r} 5\\ \mathrm{sh} \leftarrow (\mathbf{v} \mathrm{B}\\ \mathrm{t} \leftarrow 1\\ \mathrm{do} \ \mathrm{i} = 0 \end{array}$	6 10) _{125:127} to 127 by 8	11 15	16 20	21	31
	t ← t if t else v end	t & ((v B) _{i+5:i} = 1 then v D ← Ɗ ← undefine	₊₇ = sh) - (v A) >> _{ui} s d	b		

Let sh = vB[125-127]; sh is the shift count in bits ($0 \le sh \le 7$). The contents of vA are shifted right by sh bits. Bits shifted out of bit 127 are lost. Zeros are supplied to the vacated bits on the left. The result is placed into vD.

The contents of the low-order three bits of all byte elements in register vB must be identical to vB[125-127]; otherwise the value placed into register vD is undefined.

Other registers altered:

• None

Programming notes:

A pair of **vslo** and **vsl** or **vsro** and **vsr** instructions, specifying the same shift count register, can be used to shift the contents of a vector register left or right by the number of bits (0-127) specified in the shift count register. The following example shifts the contents of **v**X left by the number of bits specified in **v**Y and places the result into **v**Z.

vslo VZ,VX,VY vsl VZ,VZ,VY

A double-register shift by a dynamically specified number of bits (0-127) can be performed in six instructions. The following example shifts $(\mathbf{v}W) \parallel (\mathbf{v}X)$ left by the number of bits specified in $\mathbf{v}Y$ and places the high-order 128 bits of the result into $\mathbf{v}Z$.

vslo t1,VW,VY #shift high-order reg left vsl t1,t1,VY vsububm t3,V0,VY #adjust shift count ((V0)=0) vsro t2,VX,t3 #shift low-order reg right vsr t2,t2,t3 vor VZ,t1,t2 #merge to get final result Figure 6-117 shows the usage of the **vsr** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.



Figure 6-117. vsr—Shift Bits Right for Vectors (128-Bit)

vsrab

vsrab

Vector Shift Right Algebraic Byte



Each element is a byte. Each element in $\mathbf{v}A$ is shifted right by the number of bits specified in the low-order 3 bits of the corresponding element in $\mathbf{v}B$. Bits shifted out of bit n-1 of the element are lost. Bit 0 of the element is replicated to fill the vacated bits on the left. The result is placed into the corresponding element of $\mathbf{v}D$.

Other registers altered:

• None

Figure 6-118 shows the usage of the **vsrab** instruction. Each of the sixteen elements in the vectors, **v**A, and **v**D, is 8 bits long.





vsrah

vsrah

Vector Shift Right Algebraic Half Word



Each element is a half word. Each element in $\mathbf{v}A$ is shifted right by the number of bits specified in the low-order 4 bits of the corresponding element in $\mathbf{v}B$. Bits shifted out of bit 15 of the element are lost. Bit 0 of the element is replicated to fill the vacated bits on the left. The result is placed into the corresponding element of $\mathbf{v}D$.

Other registers altered:

• None

Figure 6-119 shows the usage of the **vsrah** instruction. Each of the eight elements in the vectors, **v**A, and **v**D, is 16 bits long.



Figure 6-119. vsrah—Shift Bits Right for Eight Integer Elements (16-Bit)

vsraw

vsraw

Vector Shift Right Algebraic Word



Each element is a word. Each element in $\mathbf{v}A$ is shifted right by the number of bits specified in the low-order 5 bits of the corresponding element in $\mathbf{v}B$. Bits shifted out of bit 31 of the element are lost. Bit 0 of the element is replicated to fill the vacated bits on the left. The result is placed into the corresponding element of $\mathbf{v}D$.

Other registers altered:

• None

Figure 6-120 shows the usage of the **vsraw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-120. vsraw—Shift Bits Right in Four Integer Elements (32-Bit)

vsrb

Vector Shift Right Byte

vsrb

vsrb			vD,vA,	vВ						Form: VX
	04		vD		v A		v В		516	
0	5	6	10	11	15	16	20	21		31
	do i=0 t	o 127	7 by 8							
	$\mathrm{sh} \leftarrow \mathbf{v}_{\mathrm{D}_{\mathrm{i}:\mathrm{i}}}$	$\mathbf{v}_{+7} \leftarrow$) _{i+5} :i+7 (v A) _{i:i+7}	>> _{ui} ;	sh					
	end									

Each element is a byte. Each element in $\mathbf{v}A$ is shifted right by the number of bits specified in the low-order 3 bits of the corresponding element in $\mathbf{v}B$. Bits shifted out of bit 7 of the element are lost. Zeros are supplied to the vacated bits on the left. The result is placed into the corresponding element of $\mathbf{v}D$.

Other registers altered:

• None

Figure 6-121 shows the usage of the **vsrb** instruction. Each of the sixteen elements in the vectors, **v**A, and **v**D, is 8 bits long.



Figure 6-121. vsrb—Shift Bits Right in Sixteen Integer Elements (8-Bit)

vsrh

vsrh

Vector Shift Right Half Word

vsrh		vD,vA	,vB			Form: VX
	04	vD	vA	vВ	580	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 16				
	$\mathrm{sh} \leftarrow \mathbf{v}_{\mathrm{D}_{\mathrm{i:i+}}}$	$(\mathbf{v}_{B})_{i+12:i+15}$ $\mathbf{v}_{15} \leftarrow (\mathbf{v}_{A})_{i:i+1}$	₁₅ >> _{ui} sh			
	end					

Each element is a half word. Each element in vA is shifted right by the number of bits specified in the low-order 4 bits of the corresponding element in vB. Bits shifted out of bit 15 of the element are lost. Zeros are supplied to the vacated bits on the left. The result is placed into the corresponding element of vD.

Other registers altered:

• None

Figure 6-122 shows the usage of the **vsrh** instruction. Each of the eight elements in the vectors, $\mathbf{v}A$, and $\mathbf{v}D$, is 16 bits long.



Figure 6-122. vsrh—Shift Bits Right for Eight Integer Elements (16-Bit)
vsro

vsro

vsro				vD,vA,	vВ					Form: VX
	04		Ņ	v D		vA		v В	1100	
0		5	6	10	11	15	16	20	21	31
	shb \leftarrow v D \leftarrow	(v E (v Z	3) _{121:12} A) >> _{ui}	24 (shb	0b00	0)				

The contents of vA are shifted right by the number of bytes specified in vB[121–124]. Bytes shifted out of vA are lost. Zeros are supplied to the vacated bytes on the left. The result is placed into vD.

Other registers altered:

Vector Shift Right Octet

• None



Figure 6-123. vsro—Vector Shift Right Octet

vsrw

vsrw

Vector Shift Right Word

vsrw		vD,vA	,vB			Form: VX
	04	vD	vA	vВ	644	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 32				
	$sh \leftarrow \mathbf{v}_{D_{i:i+}}$	$(\mathbf{v}B)_{i+(27):i+3}$ $\mathbf{v}_{31} \leftarrow (\mathbf{v}A)_{i:i+3}$	1 31 >> _{ui} sh			
	end					

Each element is a word. Each element in $\mathbf{v}A$ is shifted right by the number of bits specified in the low-order 5 bits of the corresponding element in $\mathbf{v}B$. Bits shifted out of bit 31 of the element are lost. Zeros are supplied to the vacated bits on the left. The result is placed into the corresponding element of $\mathbf{v}D$.

Other registers altered:

• None

Figure 6-124 shows the usage of the **vsrw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-124. vsrw—Shift Bits Right in Four Integer Elements (32-Bit)

vsubcuw

vsubcuw

Vector Subtract Carryout Unsigned Word

vsut	ocuw	vD,vA,	vВ			Form: VX
	04	vD	vA	vВ	1408	
0	5 do i=0 to	6 10 127 by 32	11 15	16 20	21	31
	bop _{0:3} bop _{0:3} temp ₀ v D _{i:i+}	$22 \leftarrow 2eroExtend 32 \leftarrow 2eroExtend 32 \leftarrow aop_{0:32} + a$	d((VA) _{i:i+31} , d((VB) _{i:i+31} , int -bop _{0:32} + d(temp ₀ , 32)	33) + _{int} 1		
	ena					

Each unsigned-integer word element in vB is subtracted from the corresponding unsigned-integer word element in vA. The complement of the borrow out of bit 0 of the 32-bit difference is zero-extended to 32 bits and placed into the corresponding word element of vD.

Other registers altered:

• None

Figure 6-125 shows the usage of the **vsubcuw** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-125. vsubcuw—Subtract Carryout of Four Unsigned Integer Elements (32-Bit)

vsubfp vsubfp Vector Subtract Floating Point vsubfp vD,vA,vB Form: VX 04 74 vD **v**Α vВ 0 56 10 11 15 16 20 21 31 do i=0 to 127 by 32 $\mathbf{v} \mathtt{D}_{\texttt{i:i+31}} \leftarrow \mathtt{RndToNearFP32((vA)_{\texttt{i:i+31}} -_{\texttt{fp}} (vB)_{\texttt{i:i+31}})$ end

Each single-precision floating-point word element in vB is subtracted from the corresponding single-precision floating-point word element in vA. The result is rounded to the nearest single-precision floating-point number and placed into the corresponding word element of vD.

If VSCR[NJ] = 1, every denormalized operand element is truncated to a 0 of the same sign before the operation is carried out, and each denormalized result element truncates to a 0 of the same sign.

Other registers altered:

• None

Figure 6-126 shows the usage of the **vsubfp** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-126. vsubfp—Subtract Four Floating Point Elements (32-Bit)

vsubsbs

vsubsbs

Vector Subtract Signed Byte Saturate

vsuł	osbs	vD,vA,	vB			Form: VX
	04	vD	vA	vВ	1792	
0	5 do i=0 to	6 10	11 15	16 20	21	31
	aop _{0:8} bop _{0:8} temp ₀ v D _{i:i+}	₃ ← SignExtend ₃ ← SignExtend _{:8} ← aop _{0:8} + _{in} _{.7} ← SItoSIsat	((v A) _{i:i+7} ,9) ((v B) _{i:i+7} ,9) t -bop _{0:8} + _{int} (temp _{0:8} ,8)	. 1		
	end					

Each element is a byte. Each signed-integer element in vB is subtracted from the corresponding signed-integer element in vA.

If the intermediate result is greater than $(2^{7}-1)$ it saturates to $(2^{7}-1)$ and if it is less than -2^{7} it saturates to -2^{7} , where 8 is the length of the element.

The signed-integer result is placed into the corresponding element of vD.

Other registers altered:

• SAT

Figure 6-127 shows the usage of the **vsubsbs** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.



Figure 6-127. vsubsbs—Subtract Sixteen Signed Integer Elements (8-Bit)

vsubshs

vsubshs

Vector Subtract Signed Half Word Saturate

vsub	oshs	vD,vA,	vВ			Form: VX
	04	vD	vA	vВ	1856	
0	5 do i=0 to	6 10 127 by 16	11 15	16 20	21	31
	aop _{0:1} bop _{0:1} temp ₀ v D _{i:i+}	₁₆ ← SignExten ₆ ← SignExten : ₁₆ ← aop _{0:16} + ₁₅ ← SItoSIsat	d((v A) _{i:i+15} , d((v B) _{i:i+15} , int -bop _{0:16} + c(temp _{0:16} ,16	17) 17) - _{int} 1)		
	end					

Each element is a half word. Each signed-integer element in vB is subtracted from the corresponding signed-integer element in vA.

If the intermediate result is greater than $(2^{15}-1)$ it saturates to $(2^{15}-1)$ and if it is less than -2^{15} it saturates to -2^{15} , where 16 is the length of the element.

The signed-integer result is placed into the corresponding element of vD.

Other registers altered:

• SAT

Figure 6-128 shows the usage of the **vsubshs** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits long.



Figure 6-128. vsubshs—Subtract Eight Signed Integer Elements (16-Bit)

vsubsws

vsubsws

Vector Subtract Signed Word Saturate

vsub	osws	vD,vA,	vВ			Form: VX
	04	vD	vA	vВ	1920	
0	5 do i=0 to	6 10 127 by 32	11 15	16 20	21	31
	bop _{0:3} temp ₀ v D _{i:i+}	$3_{2} \leftarrow \text{SignExten}$ $3_{32} \leftarrow \text{aop}_{0:32} + 3_{31} \leftarrow \text{SItoSIsat}$	$d((\mathbf{v}_{B})_{i:i+31}, 3)$ $d((\mathbf{v}_{B})_{i:i+31}, 3)$ $int -bop_{0:32} + 3$ $d(temp_{0:32}, 32)$	33) + _{int} 1)		
	end					

Each element is a word. Each signed-integer element in vB is subtracted from the corresponding signed-integer element in vA.

If the intermediate result is greater than $(2^{31}-1)$ it saturates to $(2^{31}-1)$ and if it is less than -2^{31} it saturates to -2^{31} , where 32 is the length of the element.

The signed-integer result is placed into the corresponding element of vD.

Other registers altered:

• SAT

Figure 6-129 shows the usage of the **vsubsws** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-129. vsubsws—Subtract Four Signed Integer Elements (32-Bit)

vsububm

vsububm

Vector Subtract Unsigned Byte Modulo

vsub	oubm	vD,v/	A, v B				F	Form: VX
	04	vD	VA		vВ		1024	
0	5	6 1	D 11	15 1	16 2	0 21		31
	do i=0 to	127 by 8						
	v D _{i:i}	₊₇ ← (v A) _{i:i+7}	$+_{int} - (\mathbf{v})$	B) _{i:i+7}				
	end							

Each element of **vsububm** is a byte.

Each integer element in vB is subtracted from the corresponding integer element in vA. The integer result is placed into the corresponding element of vD.

Other registers altered:

• None

Note the vsububm instruction can be used for unsigned or signed integers.

Figure 6-130 shows the usage of the **vsububm** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.



Figure 6-130. vsububm—Subtract Sixteen Integer Elements (8-Bit)

vsububs

vsububs

Vector Subtract Unsigned Byte Saturate

vsuł	oubs	vD,vA,	vВ			Form: VX
	04	vD	vA	vВ	1536	
0	5 do i=0 to aop _{0:8}	6 10 127 by 8 3← ZeroExtend	11 15	16 20	21	31
	bop _{0:8} temp ₀ v D _{i:i+} end	₃ ← ZeroExtend _{:8} ← aop _{0:8} + _{in} ₇ ← SItoUIsat	$((\mathbf{v}B)_{i:i+7},9)_{t}$ -bop _{0:8} + _{int} (temp _{0:8} ,8)	t 1		

Each element is a byte. Each unsigned-integer element in vB is subtracted from the corresponding unsigned-integer element in vA.

If the intermediate result is less than 0 it saturates to 0, where 8 is the length of the element. The unsigned-integer result is placed into the corresponding element of vD.

Other registers altered:

• SAT

Figure 6-131 shows the usage of the **vsububs** instruction. Each of the sixteen elements in the vectors, **v**A, **v**B, and **v**D, is 8 bits long.



Figure 6-131. vsububs—Subtract Sixteen Unsigned Integer Elements (8-Bit)

vsubuhm

vsubuhm

Vector Subtract Signed Half Word Modulo



Each element is a half word. Each integer element in vB is subtracted from the corresponding integer element in vA. The integer result is placed into the corresponding element of vD.

Other registers altered:

• None

Note the vsubuhm instruction can be used for unsigned or signed integers.

Figure 6-132 shows the usage of the **vsubuhm** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits long.



Figure 6-132. vsubuhm—Subtract Eight Integer Elements (16-Bit)

vsubuhs

vsubuhs

Vector Subtract Signed Half Word Saturate

vsub	ouhs	vD,vA,	vВ			Form: VX
	04	vD	vA	vВ	1600	
0	do i=0 to $aop_{0:1}$ $bop_{0:1}$ $temp_0$	6 10 127 by 16 $1_{6} \leftarrow \text{ZeroExtended}$ $1_{6} \leftarrow \text{ZeroExtended}$ $1_{16} \leftarrow \text{aop}_{0:n} + i_{i}$ $\leftarrow \text{Strollised}$	11 15 $d((\mathbf{v}A)_{i:i+15}, i)$ $d((\mathbf{v}B)_{i:i+11}, i)$ $nt -bop_{0:16} + i$ i + i + i + i	16 20	21	31
	end	15	20.10			

Each element is a half word. Each unsigned-integer element in vB is subtracted from the corresponding unsigned-integer element in vA.

If the intermediate result is less than 0 it saturates to 0, where 16 is the length of the element. The unsigned-integer result is placed into the corresponding element of vD.

Other registers altered:

• SAT

Figure 6-133 shows the usage of the **vsubuhs** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits long.



Figure 6-133. vsubuhs—Subtract Eight Signed Integer Elements (16-Bit)

vsubuwm

vsubuwm

Vector Subtract Unsigned Word Modulo

vsub	ouwm		vD,vA,	vВ				Form: VX
	04		vD	vA		v В	1152	
0	5	6	10	11	15 16	20	21	31
	do i=0 t	o 127	by 32					
	v D _{i:i}	₊₃₁ ← ((v A) _{i:i+31}	$+_{int} - (\mathbf{v}B)$) _{i:i+31}			
	end							

Each element of **vsubuwm** is a word.

Each integer element in vB is subtracted from the corresponding integer element in vA. The integer result is placed into the corresponding element of vD.

Other registers altered:

• None

Note the **vsubuwm** instruction can be used for unsigned or signed integers.

Figure 6-134 shows the usage of the **vsubuwm** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-134. vsubuwm—Subtract Four Integer Elements (32-Bit)

vsubuws

vsubuws

Vector Subtract Unsigned Word Saturate

vsul	buws	vD,vA,	vВ			Form: VX
	04	vD	vA	vВ	1664	
0	5	6 10	11 15	16 20	21	31
	do i=0 to	127 by 32	-] ((¬)			
	aop _{0:3} bop _{0:3} temp ₀ v D _{i:i+}	$_{32} \leftarrow $ ZeroExten $_{32} \leftarrow $ ZeroExten $_{32} \leftarrow $ aop _{0:32} + $_{31} \leftarrow $ SItoUIsat	d((v A) _{i:i+31} , d((v B) _{i:i+31} , int -bop _{0:32} - c(temp _{0:32} ,32	33) 33) + _{int} 1)		
	end					

Each element is a word. Each unsigned-integer element in vB is subtracted from the corresponding unsigned-integer element in vA.

If the intermediate result is less than 0 it saturates to 0, where 32 is the length of the element. The unsigned-integer result is placed into the corresponding element of vD.

Other registers altered:

• SAT

Figure 6-135 shows the usage of the **vsubuws** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-135. vsubuws—Subtract Four Signed Integer Elements (32-Bit)

vsumsws

vsumsws

Vector Sum Across Signed Word Saturate

vsun	nsws	vD,vA	,vB			Form: VX
	04	vD	vA	vВ	1928	
0	5	6 10	11 15	16 20	21	31
	$temp_{0:34} \leftarrow SignExtend((\mathbf{v}B)_{96:127}, 35)$ do i=0 to 127 by 32					
	$temp_{0:34} \leftarrow temp_{0:34} +_{int} SignExtend((\mathbf{v}A)_{i:i+31}, 35)$ $\mathbf{v}D \leftarrow {}^{96}0 \parallel SItoSIsat(temp_{0:34}, 32)$					
	end					

The signed-integer sum of the four signed-integer word elements in vA is added to the signed-integer word element in bits of vB[96-127]. If the intermediate result is greater than $(2^{31}-1)$ it saturates to $(2^{31}-1)$ and if it is less than -2^{31} it saturates to -2^{31} . The signed-integer result is placed into bits vD[96–127]. Bits vD[0–95] are cleared.

Other registers altered:

• SAT

Figure 6-136 shows the usage of the **vsumsws** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-136. vsumsws—Sum Four Signed Integer Elements (32-Bit)

vsum2sws

vsum2sws

Vector Sum Across Partial (1/2) Signed Word Saturate

vsui	m2sws	vD,vA,	vB			Form: VX			
	04	vD	vA	vВ	1672				
0	5	6 10	11 15	16 20	21	31			
	do i=0 to) 127 by 64							
	temp ₀ do j=	$a_{:33} \leftarrow \text{SignExt}$ 0 to 63 by 32	end((v B) _{i+32} ::	i+63,34)					
	t	$emp_{0:33} \leftarrow temp_{0:33}$	9 _{0:33} + _{int} Sig	pExtend((vA)	i+j:i+j+31,34)				
	end								
	v D _{i:i+}	- ₆₃ ← ³² 0 SI	toSIsat(temp	_{0:33} ,32)					
	end								

The signed-integer sum of the first two signed-integer word elements in register vA is added to the signed-integer word element in vB[32–63]. If the intermediate result is greater than $(2^{31}-1)$ it saturates to $(2^{31}-1)$ and if it is less than -2^{31} it saturates to -2^{31} . The signed-integer result is placed into vD[32–63]. The signed-integer sum of the last two signed-integer word elements in register vA is added to the signed-integer word element in vB[96-127]. If the intermediate result is greater than $(2^{31}-1)$ it saturates to $(2^{31}-1)$ and if it is less than -2^{31} it saturates to -2^{31} . The signed-integer result is placed into vD[96–127]. The register vD[0–31,64–95] are cleared to 0.

Other registers altered:

• SAT

Figure 6-137 shows the usage of the **vsum2sws** instruction. Each of the four elements in the vectors, **v**A, **v**B, and **v**D, is 32 bits long.



Figure 6-137. vsum2sws—Two Sums in the Four Signed Integer Elements (32-Bit)

vsum4sbs

vsum4sbs

Vector Sum Across Partial (1/4) Signed Byte Saturate

vsui	m4sbs	vD,vA,	vВ			Form: VX		
	04	vD	vA	vВ	1800			
0	5	6 10	11 15	16 20	21	31		
	do i=0 to	127 by 32 \leftarrow SignExt and	((T TD) 2	2)				
	do $j=0$ t	to 31 by 8	((v b) _{i:i+31} ,5	5)				
	t	$emp_{0:32} \leftarrow temp_{0:32}$	90:32 + _{int} Sig	$nExtend((\mathbf{v}A)$	i+j:i+j+7,33)			
	end							
	v D _{i:i+}	$a_{31} \leftarrow \text{SItoSIsa}$	t(temp _{0:32} ,32	2)				
	end							

For each word element in vB the following operations are performed in the order shown.

- The signed-integer sum of the four signed-integer byte elements contained in the corresponding word element of register vA is added to the signed-integer word element in register vB.
- If the intermediate result is greater than (2³¹-1) it saturates to (2³¹-1) and if it is less than -2³¹ it saturates to -2³¹.
- The signed-integer result is placed into the corresponding word element of vD.

Other registers altered:

• SAT

Figure 6-138 shows the usage of the **vsum4sbs** instruction. Each of the sixteen elements in the vector **v**A, is 8 bits long. Each of the four elements in the vectors **v**B and **v**D is 32 bits long.



Figure 6-138. vsum4sbs—Four Sums in the Integer Elements (32-Bit)

vsum4shs

vsum4shs

Vector Sum Across Partial (1/4) Signed Half Word Saturate

vsui	m4shs	vD,vA,	vB			Form: VX		
	04	vD	vA	v В	1608			
0	5	6 10	11 15	16 20	21	31		
	do i=0 to	127 by 32						
	$temp_{0:32} \leftarrow SignExtend((\mathbf{v}B)_{1:1+31}, 33)$ do j=0 to 31 by 16							
	t	$emp_{0:32} \leftarrow temp$	P _{0:32} + _{int} Sig	$mExtend((\mathbf{v}A)$	i+j:i+j+15,33)			
	end							
	v D _{i:i+}	$_{31} \leftarrow \texttt{SItoSIsa}$	t(temp _{0:32} ,32	2)				
	end							

For each word element in register vB the following operations are performed, in the order shown.

- The signed-integer sum of the two signed-integer halfword elements contained in the corresponding word element of register vA is added to the signed-integer word element in vB.
- If the intermediate result is greater than (2³¹-1) it saturates to (2³¹-1) and if it is less than -2³¹ it saturates to -2³¹.
- The signed-integer result is placed into the corresponding word element of vD.

Other registers altered:

• SAT

Figure 6-139 shows the usage of the **vsum4shs** instruction. Each of the eight elements in the vector $\mathbf{v}A$, is 16 bits long. Each of the four elements in the vectors $\mathbf{v}B$ and $\mathbf{v}D$ is 32 bits long.



Figure 6-139. vsum4shs—Four Sums in the Integer Elements (32-Bit)

vsum4ubs

vsum4ubs

Vector Sum Across Partial (1/4) Unsigned Byte Saturate

vsui	m4ubs	vD,vA	,vB				Form: VX
	04	vD	vA	v	3	1544	
0	5	6 10	11	15 16	20	21	31
	do i=0 to	127 by 32					
	temp ₀ do j=	$_{:32} \leftarrow \text{ZeroExt}$ 0 to 31 by 8	end((v B) _{i:i}	₊₃₁ ,33)			
	temp ₀	$:_{32} \leftarrow temp_{0:32}$	₂ + _{int} ZeroE	xtend((v	A) _{i+j:i}	_{+j+7} ,33)	
	end						
	v D _{i:i+}	$_{-31} \leftarrow \texttt{UItoUIs}$	at(temp _{0:32} ,	32)			
	end						

For each word element in vB the following operations are performed in the order shown.

- The unsigned-integer sum of the four unsigned-integer byte elements contained in the corresponding word element of register vA is added to the unsigned-integer word element in register vB.
- If the intermediate result is greater than $(2^{32}-1)$ it saturates to $(2^{32}-1)$.
- The unsigned-integer result is placed into the corresponding word element of vD.

Other registers altered:

• SAT

Figure 6-140 shows the usage of the **vsum4ubs** instruction. Each of the four elements in the vector **v**A, is 8 bits long. Each of the four elements in the vectors **v**B and **v**D is 32 bits long.



Figure 6-140. vsum4ubs—Four Sums in the Integer Elements (32-Bit)

vupkhpx

vupkhpx

Vector

vec	иог опраск і	nigh Pi	kento						
vupkhpx			vD,	,vB					Form: VX
	04	, v	/ D	0_0	000	•	/ B	846	
0	5	6	10	11	15	16	20	21	31
	do i=0 to	o 63 by	16						
	vD _{i*2}	:(i*2)+7	← Sign⊞	Extend(CeroExt	(v B) _i , end((v	8) ·B):			
	v D _{(1*2}	2)+8:(1^. 2)+16:(i [:]	*2)+15* - *2)+23←	ZeroEx	tend((v B) _{i+6}	:i+10,8)		
	v D _(i*)	2)+24:(i [;]	*2)+31←	ZeroEx	tend((v B) _{i+1}	1:i+15,8)	

end

Each halfword element in the high-order half of register vB is unpacked to produce a 32-bit value as described below and placed, in the same order, into the four words of vD.

A halfword is unpacked to 32 bits by concatenating, in order, the results of the following operations.

- sign-extend bit 0 of the halfword to 8 bits
- zero-extend bits 1–5 of the halfword to 8 bits
- zero-extend bits 6–10 of the halfword to 8 bits
- zero-extend bits 11–15 of the halfword to 8 bits

Other registers altered:

• None

The source and target elements can be considered to be 16-bit and 32-bit "pixels" respectively, having the formats described in the programming note for the Vector Pack Pixel instruction.

Figure 6-141 shows the usage of the **vupkhpx** instruction. Each of the eight elements in the vectors, vB, is 16 bits long. Each of the four elements in the vectors, vD, is 32 bits long.



Figure 6-141. vupkhpx—Unpack High-Order Elements (16 bit) to Elements (32-Bit)

vupkhsb

vupkhsb

Vector Unpack High Signed Byte



Each signed integer byte element in the high-order half of register vB is sign-extended to produce a 16-bit signed integer and placed, in the same order, into the eight halfwords of register vD.

Other registers altered:

• None

Figure 6-142 shows the usage of the **vupkhsb** instruction. Each of the sixteen elements in the vectors, **v**B, is 8 bits long. Each of the eight elements in the vectors, **v**D, is 16 bits long.



Figure 6-142. vupkhsb—Unpack HIgh-Order Signed Integer Elements (8-Bit) to Signed Integer Elements (16-Bit)

vupkhsh

vupkhsh

Vector Unpack High Signed Half Word



Each signed integer halfword element in the high-order half of register vB is sign-extended to produce a 32-bit signed integer and placed, in the same order, into the four words of register vD.

Other registers altered:

• None

Figure 6-143 shows the usage of the **vupkhsh** instruction. Each of the eight elements in the vectors **v**B and **v**D is 16 bits long.



Figure 6-143. vupkhsh—Unpack Signed Integer Elements (16-Bit) to Signed Integer Elements (32-Bit)

vupklpx

vupklpx

Vector Unpack Low Pixel16

vupl	klpx	vD,	vB			Form: VX		
	04	vD	0_000	vВ	974			
0	5	6 10	11 15	16 20	21	31		
	do i=0 to 63 by 16 $vD_{i*2:(i*2)+7} \leftarrow SignExtend((vB)_{i+64}, 8)$ $vD_{(i*2)+8:(i*2)+15} \leftarrow ZeroExtend((vB)_{i+65:i+69}, 8)$							
	$v_{D(i*2)}$ $v_{D(i*2)}$ end	1)+16:(i*2)+23 1)+24:(i*2)+31 ←	ZeroExtend((v B) _{i+70} :i+74,6 v B) _{i+75} :i+79,8	3)			

Each halfword element in the low-order half of register vB is unpacked to produce a 32-bit value as described below and placed, in the same order, into the four words of register vD.

A halfword is unpacked to 32 bits by concatenating, in order, the results of the following operations.

- sign-extend bit 0 of the halfword to 8 bits
- zero-extend bits 1–5 of the halfword to 8 bits
- zero-extend bits 6–10 of the halfword to 8 bits
- zero-extend bits 11–15 of the halfword to 8 bits

Other registers altered:

• None

Programming note: Notice that the unpacking done by the Vector Unpack Pixel instructions does not reverse the packing done by the Vector Pack Pixel instruction. Specifically, if a 16-bit pixel is unpacked to a 32-bit pixel which is then packed to a 16-bit pixel, the resulting 16-bit pixel will not, in general, be equal to the original 16-bit pixel (because, for each channel except the first, Vector Unpack Pixel inserts high-order bits while Vector Pack Pixel discards low-order bits).

Figure 6-144 shows the usage of the **vupklpx** instruction. Each of the eight elements in the vectors, **v**B, is 16 bits long. Each of the four elements in the vectors, **v**D, is 32 bits long.



Figure 6-144. vupklpx—Unpack Low-order Elements (16-Bit) to Elements (32-Bit)

vupklsb

vupklsb

Vector Unpack Low Signed Byte

vupl	klsb	vD	,vB		Form: VX
	04	vD	0_000	vВ	654
0	5	6 10	11 15	16 20	21 31
	do i=0 to	63 by 8			
	v D _{i*2} :	(i*2)+15 ← Sig	$gnExtend((\mathbf{v}B)$	i+64:i+71,16)	
	end				

Each signed integer byte element in the low-order half of register vB is sign-extended to produce a 16-bit signed integer and placed, in the same order, into the eight halfwords of register vD.

Other registers altered:

• None

Figure 6-145 shows the usage of the **vaddubs** instruction. Each of the sixteen elements in the vectors \mathbf{vB} and \mathbf{vD} is 8 bits long.



Figure 6-145. vupklsb—Unpack Low-Order Elements (8-Bit) to Elements (16-Bit)

vupklsh

vupklsh

Vector Unpack Low Signed Half Word

vupklsh			vD,vB						Form:	VX
	04		vD		0_000		vВ		718	
0		5	6 10	11	15	16	6 20) 21		31
	do i=0 t	20	63 by 16							
	v D _{i*}	2:	(i*2)+31 ← Sig	JNE:	xtend((\mathbf{v} B)	i+6	64:i+79,32)			
	end									

Each signed integer half word element in the low-order half of register vB is sign-extended to produce a 32-bit signed integer and placed, in the same order, into the four words of register vD.

Other registers altered:

• None

Figure 6-146 shows the usage of the **vupklpx** instruction. Each of the eight elements in the vectors, **v**A, **v**B, and **v**D, is 16 bits long.



Figure 6-146. vupklsh—Unpack Low-Order Signed Integer Elements (16-Bit) to Signed Integer Elements (32-Bit)

31

VXOF
Vector Logical XORVXOFvxorvD,vA,vBForm: VX04vDvAvB1220

 \mathbf{v} D \leftarrow (\mathbf{v} A) \oplus (\mathbf{v} B)

56

The contents of vA are XORed with the contents of register vB and the result is placed into register vD.

15 16

20 21

Other registers altered:

• None

0

Figure 6-147 shows the usage of the **vxor** instruction.

10 11



Figure 6-147. vxor—Bitwise XOR (128-Bit)